JP6739513B2 - Ｄｍｂ操作を伴うロード／ストア操作を使用するロード獲得／ストア解放命令の実装 - Google Patents

Ｄｍｂ操作を伴うロード／ストア操作を使用するロード獲得／ストア解放命令の実装 Download PDF

Info

Publication number
JP6739513B2
JP6739513B2 JP2018502709A JP2018502709A JP6739513B2 JP 6739513 B2 JP6739513 B2 JP 6739513B2 JP 2018502709 A JP2018502709 A JP 2018502709A JP 2018502709 A JP2018502709 A JP 2018502709A JP 6739513 B2 JP6739513 B2 JP 6739513B2
Authority
JP
Japan
Prior art keywords
memory
load
barrier operation
data memory
store
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2018502709A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018523235A5 (enExample
JP2018523235A (ja
Inventor
マシュー・アシュクラフト
クリストファー・ネルソン
Original Assignee
アンペア・コンピューティング・エルエルシー
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by アンペア・コンピューティング・エルエルシー filed Critical アンペア・コンピューティング・エルエルシー
Publication of JP2018523235A publication Critical patent/JP2018523235A/ja
Publication of JP2018523235A5 publication Critical patent/JP2018523235A5/ja
Application granted granted Critical
Publication of JP6739513B2 publication Critical patent/JP6739513B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
  • Stored Programmes (AREA)
JP2018502709A 2015-07-21 2015-07-21 Ｄｍｂ操作を伴うロード／ストア操作を使用するロード獲得／ストア解放命令の実装 Active JP6739513B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2015/041322 WO2017014752A1 (en) 2015-07-21 2015-07-21 Implementation of load acquire/store release instructions using load/store operation with dmb operation

Publications (3)

Publication Number Publication Date
JP2018523235A JP2018523235A (ja) 2018-08-16
JP2018523235A5 JP2018523235A5 (enExample) 2018-11-15
JP6739513B2 true JP6739513B2 (ja) 2020-08-12

Family

ID=57835180

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018502709A Active JP6739513B2 (ja) 2015-07-21 2015-07-21 Ｄｍｂ操作を伴うロード／ストア操作を使用するロード獲得／ストア解放命令の実装

Country Status (4)

Country Link
EP (1) EP3326059A4 (enExample)
JP (1) JP6739513B2 (enExample)
CN (2) CN108139903B (enExample)
WO (1) WO2017014752A1 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11175924B2 (en) 2017-10-06 2021-11-16 International Business Machines Corporation Load-store unit with partitioned reorder queues with single cam port
US10606590B2 (en) 2017-10-06 2020-03-31 International Business Machines Corporation Effective address based load store unit in out of order processors
US10606591B2 (en) 2017-10-06 2020-03-31 International Business Machines Corporation Handling effective address synonyms in a load-store unit that operates without address translation
US10417002B2 (en) 2017-10-06 2019-09-17 International Business Machines Corporation Hazard detection of out-of-order execution of load and store instructions in processors without using real addresses
US10572256B2 (en) 2017-10-06 2020-02-25 International Business Machines Corporation Handling effective address synonyms in a load-store unit that operates without address translation
US10394558B2 (en) 2017-10-06 2019-08-27 International Business Machines Corporation Executing load-store operations without address translation hardware per load-store unit port

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07302200A (ja) * 1994-04-28 1995-11-14 Hewlett Packard Co <Hp> 順次付けロード動作および順序付け記憶動作を強制する命令を有するコンピュータのロード命令方法。
JP2000181891A (ja) * 1998-12-18 2000-06-30 Hitachi Ltd 共有メモリアクセス順序保証方式
US7552317B2 (en) * 2004-05-04 2009-06-23 Sun Microsystems, Inc. Methods and systems for grouping instructions using memory barrier instructions
WO2005121948A1 (en) * 2004-06-02 2005-12-22 Sun Microsystems, Inc. Method and apparatus for enforcing membar instruction semantics in an execute-ahead processor
US7725618B2 (en) * 2004-07-29 2010-05-25 International Business Machines Corporation Memory barriers primitives in an asymmetric heterogeneous multiprocessor environment
US8060482B2 (en) * 2006-12-28 2011-11-15 Intel Corporation Efficient and consistent software transactional memory
US20100241812A1 (en) * 2007-10-18 2010-09-23 Nxp B.V. Data processing system with a plurality of processors, cache circuits and a shared memory
GB2461716A (en) * 2008-07-09 2010-01-13 Advanced Risc Mach Ltd Monitoring circuitry for monitoring accesses to addressable locations in data processing apparatus that occur between the start and end events.
US8997103B2 (en) * 2009-09-25 2015-03-31 Nvidia Corporation N-way memory barrier operation coalescing
US8935513B2 (en) * 2012-02-08 2015-01-13 International Business Machines Corporation Processor performance improvement for instruction sequences that include barrier instructions
US9582276B2 (en) * 2012-09-27 2017-02-28 Apple Inc. Processor and method for implementing barrier operation using speculative and architectural color values
US9442755B2 (en) * 2013-03-15 2016-09-13 Nvidia Corporation System and method for hardware scheduling of indexed barriers
US9477599B2 (en) * 2013-08-07 2016-10-25 Advanced Micro Devices, Inc. Write combining cache microarchitecture for synchronization events

Also Published As

Publication number Publication date
CN110795150A (zh) 2020-02-14
CN108139903A (zh) 2018-06-08
EP3326059A1 (en) 2018-05-30
CN108139903B (zh) 2019-11-15
JP2018523235A (ja) 2018-08-16
WO2017014752A1 (en) 2017-01-26
EP3326059A4 (en) 2019-04-17

Similar Documents

Publication Publication Date Title
JP6739513B2 (ja) Ｄｍｂ操作を伴うロード／ストア操作を使用するロード獲得／ストア解放命令の実装
JP6799652B2 (ja) 情報を処理するための方法及び装置
JP6293888B2 (ja) 競合状態を検出する技法
JP7030514B2 (ja) ワークスティーリングサポートを有する効率的同期バリア技術
JP2015532749A5 (enExample)
JP2016507849A5 (enExample)
US10592235B2 (en) Generating an idempotent workflow
EP3113020A1 (en) Data processing device and method for processing serial tasks
US9703905B2 (en) Method and system for simulating multiple processors in parallel and scheduler
US10540150B2 (en) Composable context menus
CN107479981B (zh) 一种基于异步调用实现同步调用的处理方法及装置
DE112013007703T5 (de) Befehl und Logik zum Kennzeichnen von Befehlen zur Rückordnung in einem mehrsträngigen Out-of-order-Prozessor
JP2018523235A5 (enExample)
CN110781016A (zh) 一种数据处理方法、装置、设备及介质
US9298769B1 (en) Method and apparatus to facilitate discrete-device accelertaion of queries on structured data
US10095564B2 (en) Systems and methods for enabling dynamic calls via filtering, grouping, and substitution mechanisms
US9251022B2 (en) System level architecture verification for transaction execution in a multi-processing environment
US9851957B2 (en) Improving application code execution performance by consolidating accesses to shared resources
US9329859B1 (en) Tracking model element changes using change logs
CN102508715B (zh) 一种基于多线程的对象调用方法和装置
US20140013312A1 (en) Source level debugging apparatus and method for a reconfigurable processor
JP2017045144A5 (enExample)
CN103714511B (zh) 一种基于gpu的分支处理方法及装置
US20150186115A1 (en) Generating software code
CN105446939A (zh) 由装置端推核心入队列的装置

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180316

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180703

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20180725

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20181004

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20181004

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20181211

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20190124

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20190204

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20190507

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190805

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20191105

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20200205

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20200310

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20200622

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20200721

R150 Certificate of patent or registration of utility model

Ref document number: 6739513

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250