JP6649267B2 - タスク間通信をサポートするためのハードウェアベースのアトミック動作 - Google Patents

タスク間通信をサポートするためのハードウェアベースのアトミック動作 Download PDF

Info

Publication number
JP6649267B2
JP6649267B2 JP2016557584A JP2016557584A JP6649267B2 JP 6649267 B2 JP6649267 B2 JP 6649267B2 JP 2016557584 A JP2016557584 A JP 2016557584A JP 2016557584 A JP2016557584 A JP 2016557584A JP 6649267 B2 JP6649267 B2 JP 6649267B2
Authority
JP
Japan
Prior art keywords
pipe
read
atomic
write
packet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2016557584A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017513116A (ja
JP2017513116A5 (enExample
Inventor
アレクセイ・ヴラディミロヴィチ・ボード
スワプニル・プラディプクマール・サカールシェテ
フェイ・シュ
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2017513116A publication Critical patent/JP2017513116A/ja
Publication of JP2017513116A5 publication Critical patent/JP2017513116A5/ja
Application granted granted Critical
Publication of JP6649267B2 publication Critical patent/JP6649267B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G06F9/526—Mutual exclusion algorithms
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogram communication
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogram communication
    • G06F9/546—Message passing systems or structures, e.g. queues

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Advance Control (AREA)
  • Multi Processors (AREA)
  • Image Generation (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP2016557584A 2014-03-19 2015-03-05 タスク間通信をサポートするためのハードウェアベースのアトミック動作 Active JP6649267B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/219,696 US10055342B2 (en) 2014-03-19 2014-03-19 Hardware-based atomic operations for supporting inter-task communication
US14/219,696 2014-03-19
PCT/US2015/018987 WO2015142538A1 (en) 2014-03-19 2015-03-05 Hardware-based atomic operations for supporting inter-task communication

Publications (3)

Publication Number Publication Date
JP2017513116A JP2017513116A (ja) 2017-05-25
JP2017513116A5 JP2017513116A5 (enExample) 2018-11-15
JP6649267B2 true JP6649267B2 (ja) 2020-02-19

Family

ID=52774545

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016557584A Active JP6649267B2 (ja) 2014-03-19 2015-03-05 タスク間通信をサポートするためのハードウェアベースのアトミック動作

Country Status (6)

Country Link
US (1) US10055342B2 (enExample)
EP (1) EP3120245B1 (enExample)
JP (1) JP6649267B2 (enExample)
KR (1) KR20160134713A (enExample)
CN (1) CN106104488B (enExample)
WO (1) WO2015142538A1 (enExample)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9703605B2 (en) * 2015-09-04 2017-07-11 Mediatek, Inc. Fine-grained heterogeneous computing
US10296580B1 (en) 2015-09-18 2019-05-21 Amazon Technologies, Inc. Delivering parsed content items
US10127210B1 (en) 2015-09-25 2018-11-13 Amazon Technologies, Inc. Content rendering
US10601894B1 (en) 2015-09-28 2020-03-24 Amazon Technologies, Inc. Vector-based encoding for content rendering
US10691750B1 (en) * 2015-09-28 2020-06-23 Amazon Technologies, Inc. Browser configured to efficiently store browsing session state
US10341345B1 (en) 2015-12-15 2019-07-02 Amazon Technologies, Inc. Network browser configuration
US10838656B2 (en) 2016-12-20 2020-11-17 Mediatek Inc. Parallel memory access to on-chip memory containing regions of different addressing schemes by threads executed on parallel processing units
JP2018132981A (ja) * 2017-02-16 2018-08-23 日本電気株式会社 アクセラレータを有する情報処理装置および情報処理方法
US10430919B2 (en) 2017-05-12 2019-10-01 Google Llc Determination of per line buffer unit memory allocation
US10685473B2 (en) * 2017-05-31 2020-06-16 Vmware, Inc. Emulation of geometry shaders and stream output using compute shaders
WO2019148129A1 (en) * 2018-01-29 2019-08-01 Micron Technology, Inc. Memory controller
US12019920B2 (en) * 2018-01-29 2024-06-25 Micron Technology, Inc. Memory controller with programmable atomic operations
KR102407128B1 (ko) * 2018-01-29 2022-06-10 마이크론 테크놀로지, 인크. 메모리 컨트롤러
US10713746B2 (en) 2018-01-29 2020-07-14 Microsoft Technology Licensing, Llc FIFO queue, memory resource, and task management for graphics processing
US10467724B1 (en) * 2018-02-14 2019-11-05 Apple Inc. Fast determination of workgroup batches from multi-dimensional kernels
US10929293B2 (en) * 2018-04-30 2021-02-23 Hewlett Packard Enterprise Development Lp Atomic operations for fabric shared memories
US10719268B2 (en) * 2018-06-29 2020-07-21 Microsoft Technology Licensing, Llc Techniques for safely and efficiently enqueueing and dequeueing data on a graphics processor
CN110874273B (zh) * 2018-08-31 2023-06-13 阿里巴巴集团控股有限公司 一种数据处理方法及装置
US11868283B2 (en) * 2020-07-17 2024-01-09 The Regents Of The University Of Michigan Hybrid on/off-chip memory architecture for graph analytics
US12020075B2 (en) 2020-09-11 2024-06-25 Apple Inc. Compute kernel parsing with limits in one or more dimensions with iterating through workgroups in the one or more dimensions for execution
US11409533B2 (en) 2020-10-20 2022-08-09 Micron Technology, Inc. Pipeline merging in a circuit
US20220043687A1 (en) * 2020-10-21 2022-02-10 Intel Corporation Methods and apparatus for scalable multi-producer multi-consumer queues
US12461751B2 (en) * 2021-07-15 2025-11-04 Intel Corporation Lock free high throughput resource streaming
CN115640142B (zh) * 2021-07-19 2025-07-01 平头哥(上海)半导体技术有限公司 数据生产主体单元、数据消费主体单元、相关装置和方法
US20230119972A1 (en) * 2021-10-01 2023-04-20 Mediatek Inc. Methods and Apparatuses of High Throughput Video Encoder
CN114942791A (zh) * 2022-05-26 2022-08-26 统信软件技术有限公司 一种进程唤醒方法、装置、计算设备及可读存储介质
US20240054016A1 (en) * 2022-08-11 2024-02-15 Next Silicon Ltd Accelerated memory allocation

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2500101B2 (ja) 1992-12-18 1996-05-29 インターナショナル・ビジネス・マシーンズ・コーポレイション 共用変数の値を更新する方法
US5835742A (en) * 1994-06-14 1998-11-10 Apple Computer, Inc. System and method for executing indivisible memory operations in multiple processor computer systems with multiple busses
US8010957B2 (en) * 2006-08-01 2011-08-30 International Business Machines Corporation Compiler for eliminating redundant read-modify-write code sequences in non-vectorizable code
US7627723B1 (en) * 2006-09-21 2009-12-01 Nvidia Corporation Atomic memory operators in a parallel processor
US8359603B1 (en) 2008-03-28 2013-01-22 Emc Corporation Techniques for inter-user-space communication
US8655962B2 (en) * 2009-09-28 2014-02-18 International Business Machines Corporation Shared address collectives using counter mechanisms
US8937622B2 (en) * 2010-09-20 2015-01-20 Qualcomm Incorporated Inter-processor communication techniques in a multiple-processor computing platform
US9256915B2 (en) * 2012-01-27 2016-02-09 Qualcomm Incorporated Graphics processing unit buffer management

Also Published As

Publication number Publication date
EP3120245A1 (en) 2017-01-25
WO2015142538A1 (en) 2015-09-24
JP2017513116A (ja) 2017-05-25
US10055342B2 (en) 2018-08-21
US20150269065A1 (en) 2015-09-24
CN106104488A (zh) 2016-11-09
WO2015142538A8 (en) 2016-03-24
EP3120245B1 (en) 2020-10-21
KR20160134713A (ko) 2016-11-23
CN106104488B (zh) 2019-06-07

Similar Documents

Publication Publication Date Title
JP6649267B2 (ja) タスク間通信をサポートするためのハードウェアベースのアトミック動作
US10956218B2 (en) Enqueuing kernels from kernels on GPU/CPU
JP5738998B2 (ja) マルチプルプロセッサ計算プラットフォームにおけるプロセッサ間通信技法
US9436504B2 (en) Techniques for managing the execution order of multiple nested tasks executing on a parallel processor
KR101477882B1 (ko) 서브버퍼 오브젝트
US9466091B2 (en) Atomic memory update unit and methods
US9513975B2 (en) Technique for computational nested parallelism
CN102016926B (zh) 具有混合精度指令执行的可编程串流处理器
US11880925B2 (en) Atomic memory update unit and methods
US9471307B2 (en) System and processor that include an implementation of decoupled pipelines
US20140372703A1 (en) System, method, and computer program product for warming a cache for a task launch
US6785743B1 (en) Template data transfer coprocessor
US9378139B2 (en) System, method, and computer program product for low latency scheduling and launch of memory defined tasks
GB2520603A (en) Atomic memory update unit and methods

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160921

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180219

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180219

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20181004

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20181004

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20181219

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20190125

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20190204

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190426

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20190729

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20191028

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20191223

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20200116

R150 Certificate of patent or registration of utility model

Ref document number: 6649267

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250