JP5751844B2 - Method for manufacturing piezoelectric device - Google Patents

Method for manufacturing piezoelectric device Download PDF

Info

Publication number
JP5751844B2
JP5751844B2 JP2011009397A JP2011009397A JP5751844B2 JP 5751844 B2 JP5751844 B2 JP 5751844B2 JP 2011009397 A JP2011009397 A JP 2011009397A JP 2011009397 A JP2011009397 A JP 2011009397A JP 5751844 B2 JP5751844 B2 JP 5751844B2
Authority
JP
Japan
Prior art keywords
piezoelectric element
wafer
base substrate
piezoelectric
element wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2011009397A
Other languages
Japanese (ja)
Other versions
JP2012151317A (en
JP2012151317A5 (en
Inventor
耕三 多田
耕三 多田
正敏 奥野
正敏 奥野
秀昌 桜井
秀昌 桜井
博己 田中
博己 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Citizen Holdings Co Ltd
Citizen Watch Co Ltd
Citizen Fine Device Co Ltd
Original Assignee
Citizen Holdings Co Ltd
Citizen Watch Co Ltd
Citizen Fine Device Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Citizen Holdings Co Ltd, Citizen Watch Co Ltd, Citizen Fine Device Co Ltd filed Critical Citizen Holdings Co Ltd
Priority to JP2011009397A priority Critical patent/JP5751844B2/en
Publication of JP2012151317A publication Critical patent/JP2012151317A/en
Publication of JP2012151317A5 publication Critical patent/JP2012151317A5/ja
Application granted granted Critical
Publication of JP5751844B2 publication Critical patent/JP5751844B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)

Description

本発明は、圧電デバイスの製造方法に関する。   The present invention relates to a method for manufacturing a piezoelectric device.

従来、圧電素子をベース基板上に搭載してなる圧電デバイスが周知の如く知られており、その製造方法として、以下に示すものが知られている。図4は従来技術における圧電デバイスの製造方法を模式的に示す斜視図で、ここに示す製造方法では、まず、圧電材料からなる平板状の圧電素子ウエハ1内にエッチング等の加工技術や蒸着等の成膜技術を適宜用いて圧電素子2を一体的に形成し、続いて、圧電素子ウエハ1内に一体的に形成された圧電素子2に上方から機械的圧力を付与することで、圧電素子2と圧電素子ウエハ1とを繋ぐ梁状の接続部3を破断させて圧電素子2を個片化すると同時に、個片化した圧電素子2を予め圧電素子ウエハ1の下方に配置した整列用トレイ4の素子収納用凹部4a内にそのまま落とし込んで整列させ、その後、真空吸着等により整列用トレイ4から圧電素子2を1つずつ取り出して、ベース基板5上の予め導電性接着剤等の接合部材6が配された領域に搭載する。(例えば、特許文献1参照)   2. Description of the Related Art Conventionally, a piezoelectric device in which a piezoelectric element is mounted on a base substrate is known as known, and the following manufacturing methods are known. FIG. 4 is a perspective view schematically showing a piezoelectric device manufacturing method in the prior art. In the manufacturing method shown here, first, a processing technique such as etching, vapor deposition or the like is formed in a flat piezoelectric element wafer 1 made of a piezoelectric material. The piezoelectric element 2 is integrally formed by appropriately using the film forming technique, and then a mechanical pressure is applied to the piezoelectric element 2 integrally formed in the piezoelectric element wafer 1 from above, so that the piezoelectric element The beam-shaped connecting portion 3 that connects the piezoelectric element wafer 1 and the piezoelectric element wafer 1 is broken to separate the piezoelectric elements 2, and at the same time, the separated piezoelectric elements 2 are arranged in advance below the piezoelectric element wafer 1. 4 is placed in the element storage recess 4a as it is, and then aligned, and then the piezoelectric elements 2 are taken out one by one from the alignment tray 4 by vacuum suction or the like, and a joining member such as a conductive adhesive on the base substrate 5 in advance. 6 was arranged It mounted on the pass. (For example, see Patent Document 1)

特開2007−135131JP2007-135131A

しかしながら、従来技術における圧電デバイスの製造方法では、圧電素子ウエハから分離させた圧電素子を整列用トレイに一旦整列させ、更にそこから圧電素子を1つずつ取り出してベース基板上へ移載(搭載)する必要があり、生産性が悪いという問題があった。   However, in the piezoelectric device manufacturing method in the prior art, the piezoelectric elements separated from the piezoelectric element wafer are once aligned on the alignment tray, and then the piezoelectric elements are taken out one by one and transferred (mounted) onto the base substrate. There was a problem that productivity was poor.

本発明は、上記従来技術の有する問題に鑑みてなされたものであり、生産性の良い圧電デバイスの製造方法を提供することを目的とする。   The present invention has been made in view of the above-described problems of the prior art, and an object thereof is to provide a method for manufacturing a piezoelectric device with good productivity.

圧電素子をベース基板上に搭載してなる圧電デバイスの製造方法であって、前記圧電素子を圧電素子ウエハ内に一体的に形成する工程と、前記圧電素子ウエハ内に一体的に形成された前記圧電素子をウエハ状態のまま前記ベース基板に接合する工程と、前記ベース基板に接合された前記圧電素子を前記圧電素子ウエハから分離させる工程と、前記ベース基板に接合された前記圧電素子を除く領域の前記圧電素子ウエハを取り除く工程と、を有し、前記圧電素子を前記圧電素子ウエハから分離させる工程において、前記ベース基板に接合された前記圧電素子を前記ベース基板側へ押さえ付けた状態で、前記ベース基板に接合された前記圧電素子を除く領域の前記圧電素子ウエハと前記ベース基板とを相対的に離反させて前記圧電素子と前記圧電素子ウエハとの接続部に応力を発生させ、当該応力により前記接続部を破断させて前記圧電素子を前記圧電素子ウエハから分離させると同時に前記圧電素子ウエハを取り除く圧電デバイスの製造方法とする。
A method for manufacturing a piezoelectric device comprising a piezoelectric element mounted on a base substrate, the step of integrally forming the piezoelectric element in a piezoelectric element wafer, and the step of forming the piezoelectric element integrally in the piezoelectric element wafer A step of bonding the piezoelectric element to the base substrate in a wafer state, a step of separating the piezoelectric element bonded to the base substrate from the piezoelectric element wafer, and a region excluding the piezoelectric element bonded to the base substrate. wherein possess a step of removing the piezoelectric device wafer, and in the step of separating the piezoelectric element from the piezoelectric device wafer, the piezoelectric element is bonded to the base substrate in a state of pressing to the base substrate side, The piezoelectric element wafer and the base substrate in a region excluding the piezoelectric element bonded to the base substrate are relatively separated from each other so that the piezoelectric element and the piezoelectric element are separated from each other. To generate a stress in the connecting portion between the child wafer, a method for manufacturing a piezoelectric device by breaking the connecting portion by the stress removing simultaneously the piezoelectric element wafer when separating the piezoelectric element from the piezoelectric device wafer.

記圧電素子ウエハを真空吸着により取り除く圧電デバイスの製造方法とする。
The pre-Symbol piezoelectric device wafer and manufacturing method of dividing rather pressure photovoltaic device taken by vacuum suction.

本発明によれば、圧電素子ウエハから分離した圧電素子を整列用トレイに整列させる必要はなく、また、整列用トレイからベース基板へ移載する必要もないため、その分の工数を削減することができ、生産性を向上させることができる。   According to the present invention, it is not necessary to align the piezoelectric element separated from the piezoelectric element wafer on the alignment tray, and it is not necessary to transfer the alignment element from the alignment tray to the base substrate. And productivity can be improved.

本発明の一実施例における圧電デバイスの製造方法を模式的に示す斜視図(実施例1)The perspective view which shows typically the manufacturing method of the piezoelectric device in one Example of this invention (Example 1) 圧電デバイスの側面断面図Side cross-sectional view of piezoelectric device 本発明の一実施例における圧電デバイスの製造方法を模式的に示す斜視図(実施例2)The perspective view which shows typically the manufacturing method of the piezoelectric device in one Example of this invention (Example 2). 従来技術における圧電デバイスの製造方法を模式的に示す斜視図The perspective view which shows typically the manufacturing method of the piezoelectric device in a prior art

以下、図面を参照しながら、本発明の好適な実施形態について詳細に説明する。なお、図面において、同一又は相当の要素には同一の符号を付してある。   Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the drawings. In the drawings, the same or corresponding elements are denoted by the same reference numerals.

図1は本発明の一実施例における圧電デバイスの製造方法を模式的に示す斜視図、図2は圧電デバイスの側面断面図である。本実施例において製造する圧電デバイスは、図2に示すような、平板状のベース基板5上に音叉型の圧電素子2を搭載してキャップ状の蓋部材7で気密封止したパッケージ型の圧電デバイスであり、製造する際には、まず、図1に示すように、水晶等の圧電材料からなる平板ウエハ状の圧電素子ウエハ1内に、エッチング等の加工技術や蒸着等の成膜技術を適宜用いて、素子として動作可能な状態の圧電素子2を複数一体的に形成する(工程1)。この時、圧電素子2は、梁状の接続部3を介して片持支持状に圧電素子ウエハ1に接続された状態とされる。なお、圧電素子2と圧電素子ウエハ1との接続形態はこれに限定されず、例えば、圧電素子2が複数の接続部3を介して圧電素子ウエハ1に接続される形態や、圧電素子2の外周全てが圧電素子ウエハ1に接続されるような形態も取り得る。   FIG. 1 is a perspective view schematically showing a method for manufacturing a piezoelectric device in one embodiment of the present invention, and FIG. 2 is a side sectional view of the piezoelectric device. The piezoelectric device manufactured in this example is a package type piezoelectric device in which a tuning fork type piezoelectric element 2 is mounted on a flat base substrate 5 and hermetically sealed with a cap-shaped lid member 7 as shown in FIG. When manufacturing a device, first, as shown in FIG. 1, a processing technique such as etching or a film forming technique such as vapor deposition is applied to a flat-plate wafer-like piezoelectric element wafer 1 made of a piezoelectric material such as quartz. A plurality of piezoelectric elements 2 that can operate as elements are integrally formed as appropriate (step 1). At this time, the piezoelectric element 2 is connected to the piezoelectric element wafer 1 in a cantilevered manner via the beam-like connection portion 3. In addition, the connection form of the piezoelectric element 2 and the piezoelectric element wafer 1 is not limited to this, for example, the form in which the piezoelectric element 2 is connected to the piezoelectric element wafer 1 through the plurality of connecting portions 3, A configuration in which the entire outer periphery is connected to the piezoelectric element wafer 1 can also be adopted.

次に、圧電素子2が一体的に形成された圧電素子ウエハ1と、予め圧電素子2の搭載予定領域に導電性接着剤や金属ろう材等の接合部材6が配された平板ウエハ状のベース基板5とを、圧電素子2がベース基板5上の搭載予定領域に位置するように互いに位置決めをした上で主面同士を突き合わせて配置し、その状態で接合部材6を溶着又は硬化させるために必要な加熱等の処理を適宜行い、接合部材を6介して圧電素子2をベース基板5に接合する(工程2)。   Next, a piezoelectric element wafer 1 in which the piezoelectric elements 2 are integrally formed, and a flat wafer base having a bonding member 6 such as a conductive adhesive or a metal brazing material disposed in advance in a region where the piezoelectric elements 2 are to be mounted. In order to position the substrate 5 so that the piezoelectric elements 2 are positioned so that the piezoelectric element 2 is positioned in the region to be mounted on the base substrate 5 and to face each other, and to weld or cure the bonding member 6 in this state Necessary processes such as heating are appropriately performed, and the piezoelectric element 2 is bonded to the base substrate 5 through the bonding member 6 (step 2).

なお、圧電素子ウエハ1とベース基板5の位置決めは、それらのうち何れか一方にピンを設け、それを他方に設けた孔部に係合させることで互いの位置決めを行う所謂「ピンアライメント」やカメラを用いた画像認識等により行われる。   The positioning of the piezoelectric element wafer 1 and the base substrate 5 is a so-called “pin alignment” in which positioning is performed by providing pins on one of them and engaging them with holes provided on the other. This is performed by image recognition using a camera.

また、圧電素子2のベース基板5への接合は、必ずしも接合部材6を介して行う必要はなく、圧電素子2とベース基板5との機械的接続が行えるのであればその他の手段を用いても構わず、例えば、表面活性化接合により圧電素子2をベース基板5に直接接合するような形態も取り得る。   Further, the bonding of the piezoelectric element 2 to the base substrate 5 is not necessarily performed through the bonding member 6, and other means may be used as long as the piezoelectric element 2 and the base substrate 5 can be mechanically connected. Regardless, for example, a form in which the piezoelectric element 2 is directly bonded to the base substrate 5 by surface activated bonding may be employed.

また、ベース基板5はウエハ状である必要はなく、予め製品領域毎に切断した個片状のものを整列用トレイに整列させておき、そこに圧電素子ウエハ1を突き合わせるようにしてもよい。   Further, the base substrate 5 does not have to be in the form of a wafer, and individual pieces that are cut in advance for each product region may be aligned on an alignment tray, and the piezoelectric element wafer 1 may be abutted there. .

ここで、圧電素子2のベース基板5への搭載は、圧電素子2を圧電素子ウエハ1から分離させることなくウエハ状態のまま行われるため、従来のように圧電素子2を圧電素子ウエハ1から分離させて整列用トレイ4に一旦整列させ、更にそこからベース基板5上へ移載する工程が省略される。   Here, the mounting of the piezoelectric element 2 on the base substrate 5 is performed in the wafer state without separating the piezoelectric element 2 from the piezoelectric element wafer 1, so that the piezoelectric element 2 is separated from the piezoelectric element wafer 1 as in the past. Thus, the step of once aligning with the alignment tray 4 and further transferring from there to the base substrate 5 is omitted.

また、圧電素子2はフォトリソグラフィー等の微細加工技術を用いて圧電素子ウエハ1内に高い位置精度で形成されていることから、圧電素子2を圧電素子ウエハ1から分離せずにそのままベース基板5に接合することで、その高い位置精度を保ったまま圧電素子2をベース基板5上に搭載することができる。   In addition, since the piezoelectric element 2 is formed in the piezoelectric element wafer 1 with high positional accuracy using a microfabrication technique such as photolithography, the base substrate 5 is left as it is without separating the piezoelectric element 2 from the piezoelectric element wafer 1. The piezoelectric element 2 can be mounted on the base substrate 5 while maintaining its high positional accuracy.

次に、圧電素子2と圧電素子ウエハ1との接続部3にレーザーを照射又は機械的圧力を付与し、接続部3を切断又は破断させて圧電素子2を圧電素子ウエハ1から分離させる(工程3)。   Next, a laser irradiation or mechanical pressure is applied to the connecting portion 3 between the piezoelectric element 2 and the piezoelectric element wafer 1 to cut or break the connecting portion 3 to separate the piezoelectric element 2 from the piezoelectric element wafer 1 (step) 3).

なお、圧電素子2を圧電素子ウエハ1から分離させるその他の方法としては、ダイシング、エッチング、サンドブラスト等が適宜選択され得る。   As other methods for separating the piezoelectric element 2 from the piezoelectric element wafer 1, dicing, etching, sandblasting, or the like can be selected as appropriate.

次に、圧電素子2が切り離されて不要となった、圧電素子2を除く領域の圧電素子ウエハ1を、真空吸着や把持治具(ロボットハンド)等によりベース基板5から離反させてベース基板5上から取り除く(工程4)。   Next, the piezoelectric element wafer 1 in the region excluding the piezoelectric element 2 that has become unnecessary due to the separation of the piezoelectric element 2 is separated from the base substrate 5 by vacuum suction, a gripping jig (robot hand) or the like, and then the base substrate 5 Remove from above (step 4).

ここで、圧電素子ウエハ1をベース基板5上から取り除く手段として真空吸着を用いれば、圧電素子2を圧電素子ウエハ1から分離させる際に発生した切断屑の除去も同時に行うことができる。   Here, if vacuum suction is used as means for removing the piezoelectric element wafer 1 from the base substrate 5, cutting waste generated when the piezoelectric element 2 is separated from the piezoelectric element wafer 1 can be removed at the same time.

その後の工程としては、ベース基板5の圧電素子2が搭載された側の面に、各圧電素子2を個別に収容する複数の凹部が一体的に形成されたウエハ状の蓋部材(不図示)を接合し、その後、ベース基板5と蓋部材との接合体をダイシング等により製品領域毎に切断して個片化し、図2に示すような圧電デバイスを得る。   As a subsequent process, a wafer-like lid member (not shown) in which a plurality of recesses for individually accommodating each piezoelectric element 2 is integrally formed on the surface of the base substrate 5 on which the piezoelectric element 2 is mounted. After that, the joined body of the base substrate 5 and the lid member is cut into individual parts by dicing or the like to obtain individual piezoelectric devices as shown in FIG.

なお、ベース基板5と蓋部材の個片化は、上述のように互いをウエハ状態で接合した後に一括して行う必要はなく、例えば、ベース基板5に蓋部材7を接合する前に、予めベース基板5と蓋部材7とをそれぞれ個別に個片化しておき、個片化したベース基板5と蓋部材7同士を接合するような形態も取り得る。   The base substrate 5 and the lid member need not be separated into pieces after being bonded together in the wafer state as described above, for example, before the lid member 7 is bonded to the base substrate 5 in advance. The base substrate 5 and the lid member 7 may be individually separated, and the separated base substrate 5 and the lid member 7 may be joined.

図3は本発明の一実施例における圧電デバイスの製造方法を模式的に示す斜視図である。前述の実施例1では、圧電素子2をベース基板5に接合した後、圧電素子2を圧電素子ウエハ1から一旦分離させてから、圧電素子2を除く領域の圧電素子ウエハ1をベース基板5上から取り除いているのに対し、本実施例2では、圧電素子2をベース基板5に接合した後、圧電素子2を圧電素子ウエハ1から分離させるのと同時に、圧電素子2を除く領域の圧電素子ウエハ1をベース基板5上から取り除いている。具体的には、まず、実施例1と同様に、圧電素子ウエハ1内に圧電素子2を一体的に形成する工程と、圧電素子2が一体的に形成された圧電素子ウエハ1をベース基板5に突き合せて圧電素子2をベース基板5に接合する工程を順次行う。   FIG. 3 is a perspective view schematically showing a method for manufacturing a piezoelectric device in one embodiment of the present invention. In the first embodiment, after the piezoelectric element 2 is bonded to the base substrate 5, the piezoelectric element 2 is once separated from the piezoelectric element wafer 1, and then the piezoelectric element wafer 1 in a region excluding the piezoelectric element 2 is placed on the base substrate 5. On the other hand, in the second embodiment, after the piezoelectric element 2 is bonded to the base substrate 5, the piezoelectric element 2 is separated from the piezoelectric element wafer 1 and at the same time, the piezoelectric element in the region excluding the piezoelectric element 2 is removed. The wafer 1 is removed from the base substrate 5. Specifically, first, similarly to the first embodiment, the step of integrally forming the piezoelectric element 2 in the piezoelectric element wafer 1 and the piezoelectric element wafer 1 in which the piezoelectric element 2 is integrally formed are used as the base substrate 5. The steps of joining the piezoelectric element 2 to the base substrate 5 are sequentially performed.

その後、必要に応じて圧電素子2にのみ上方から治具(不図示)を当接させるなどして圧電素子2をベース基板5側へ適度に押さえ付けた上で、圧電素子2を除く領域の圧電素子ウエハ1を真空吸着や把持治具(ロボットハンド)等によりベース基板5から離反させ、それにより生じるせん断応力により圧電素子2と圧電素子ウエハ1との接続部3を破断させて圧電素子2を圧電素子ウエハ1から分離させると同時に、圧電素子2を除く領域の圧電素子ウエハ1をベース基板5上から取り除く。以降の工程は、実施例1と同様である。   Thereafter, the piezoelectric element 2 is appropriately pressed against the base substrate 5 side by contacting a jig (not shown) only from above with the piezoelectric element 2 as necessary, and the region excluding the piezoelectric element 2 is then pressed. The piezoelectric element wafer 1 is separated from the base substrate 5 by vacuum suction, a gripping jig (robot hand), or the like, and the connecting portion 3 between the piezoelectric element 2 and the piezoelectric element wafer 1 is broken by the shearing stress generated thereby. Is removed from the piezoelectric element wafer 1, and at the same time, the piezoelectric element wafer 1 except for the piezoelectric element 2 is removed from the base substrate 5. The subsequent steps are the same as in the first embodiment.

本実施例2では、圧電素子2を圧電素子ウエハ1から分離させるのと同時に、圧電素子2を除く領域の圧電素子ウエハ1をベース基板5上から取り除いているため、実施例1のようにそれぞれの工程を別々に行うよりも工程を簡略化することができる。   In the second embodiment, the piezoelectric element 2 is separated from the piezoelectric element wafer 1 and at the same time, the piezoelectric element wafer 1 except for the piezoelectric element 2 is removed from the base substrate 5. The process can be simplified rather than performing the processes separately.

なお、圧電素子2のベース基板5に対する接合力が十分大きい場合には、圧電素子ウエハ1をベース基板5から離反させる際に、必ずしも圧電素子2を治具等でベース基板5側へ押さえ付けておく必要はない。   When the bonding force of the piezoelectric element 2 to the base substrate 5 is sufficiently large, the piezoelectric element 2 is not necessarily pressed to the base substrate 5 side with a jig or the like when the piezoelectric element wafer 1 is separated from the base substrate 5. There is no need to keep it.

また、圧電素子ウエハ1をベース基板5から離反させる際の圧力で圧電素子2の接合位置がずれたりしないのであれば、圧電素子ウエハ1をベース基板5から離反させる工程を、圧電素子2をベース基板5に完全に接合する前、即ち、圧電素子2の接合に接合部材6を用いる場合には、接合部材6を完全に溶着又は硬化させる前に行い、その後に圧電素子2をベース基板5に完全に接合するようにしてもよい。   If the bonding position of the piezoelectric element 2 does not shift due to the pressure when the piezoelectric element wafer 1 is separated from the base substrate 5, the step of separating the piezoelectric element wafer 1 from the base substrate 5 is performed on the basis of the piezoelectric element 2. When the joining member 6 is used for joining the substrate 5 completely, that is, when the joining member 6 is used for joining the piezoelectric element 2, the joining member 6 is completely welded or cured, and then the piezoelectric element 2 is attached to the base substrate 5. You may make it completely join.

また、圧電素子2を圧電素子ウエハ1から分離し易くするため、圧電素子ウエハ1をベース基板5から離反させる工程の前に、予め圧電素子2と圧電素子ウエハ1との接続部3を、ダイシング、エッチング、レーザー等により、圧電素子2が圧電素子ウエハ1から分離し易くなるように加工したり(溝や貫通孔の形成等)、破断し易くなるように改質(脆弱化)したりしてもよい。   Further, in order to facilitate separation of the piezoelectric element 2 from the piezoelectric element wafer 1, the connecting portion 3 between the piezoelectric element 2 and the piezoelectric element wafer 1 is previously diced before the step of separating the piezoelectric element wafer 1 from the base substrate 5. The piezoelectric element 2 is processed by etching, laser, etc. so that it can be easily separated from the piezoelectric element wafer 1 (formation of grooves and through holes), or modified (weakened) so as to be easily broken. May be.

また、本実施例2の変形例として、圧電素子2を圧電素子ウエハ1から分離させると同時に圧電素子2を除く領域の圧電素子ウエハ1をベース基板5上から取り除く工程を、以下の工程に置き換えてもよい。即ち、圧電素子2をウエハ状態のままベース基板5に接合した後、圧電素子2の形成領域をレジスト層により保護した上で圧電素子ウエハ1全体をエッチングし、レジスト層で覆われていない領域の圧電素子ウエハ1を溶解させて消失させることにより、圧電素子2を圧電素子ウエハ1から分離させると同時に、圧電素子2を除く領域の圧電素子ウエハ1をベース基板5上から取り除く。   As a modification of the second embodiment, the process of separating the piezoelectric element 2 from the piezoelectric element wafer 1 and simultaneously removing the piezoelectric element wafer 1 in the region excluding the piezoelectric element 2 from the base substrate 5 is replaced with the following process. May be. That is, after bonding the piezoelectric element 2 to the base substrate 5 in the wafer state, the entire region of the piezoelectric element wafer 1 is etched after protecting the formation region of the piezoelectric element 2 with the resist layer, and the region not covered with the resist layer The piezoelectric element wafer 1 is dissolved and disappeared, whereby the piezoelectric element 2 is separated from the piezoelectric element wafer 1 and at the same time, the piezoelectric element wafer 1 except for the piezoelectric element 2 is removed from the base substrate 5.

この変形例では、圧電素子2と圧電素子ウエハ1とを強引に引き離すようなことがないため、圧電素子2の位置ずれ、脱離、切断不良(クラック)等が生じる虞はない。   In this modification, there is no possibility that the piezoelectric element 2 and the piezoelectric element wafer 1 are forcibly separated from each other, so that there is no possibility that the piezoelectric element 2 is displaced, detached, or defectively cut (cracked).

以上、実施例を挙げて本発明について説明したが、本発明はそれら実施例の内容に限定されるものではなく、本発明の主旨を逸脱しない範囲で種々の変更が可能である。例えば、圧電素子2は、圧電素子ウエハ1内に複数形成されていなくともよく、少なくとも1つ形成されていればよい。また、圧電素子2の材料は、水晶に限らず、その他種々のものが適宜選択され得る。また、圧電素子ウエハ1とベース基板5の形状は、接合のし易さからすれば、共に平板状であることが望ましいが、物理的に接合が能な形状であれば、その他の形状であっても構わない。   Although the present invention has been described with reference to the examples, the present invention is not limited to the contents of the examples, and various modifications can be made without departing from the gist of the present invention. For example, a plurality of piezoelectric elements 2 do not have to be formed in the piezoelectric element wafer 1, and at least one piezoelectric element 2 may be formed. The material of the piezoelectric element 2 is not limited to quartz, and other various materials can be selected as appropriate. In addition, the piezoelectric element wafer 1 and the base substrate 5 are preferably flat in shape for ease of bonding, but other shapes can be used as long as they can be physically bonded. It doesn't matter.

1 圧電素子ウエハ
2 圧電素子
3 接続部
4 整列用トレイ
4a 素子収納用凹部
5 ベース基板
6 接合部材
7 蓋部材
DESCRIPTION OF SYMBOLS 1 Piezoelectric element wafer 2 Piezoelectric element 3 Connection part 4 Tray for alignment 4a Element storage recessed part 5 Base substrate 6 Bonding member 7 Lid member

Claims (2)

圧電素子をベース基板上に搭載してなる圧電デバイスの製造方法であって、
圧電材料からなる圧電素子ウエハ内に前記圧電素子を一体的に形成する工程と、
前記圧電素子ウエハ内に一体的に形成された前記圧電素子をウエハ状態のまま前記ベース基板に接合する工程と、
前記ベース基板に接合された前記圧電素子を前記圧電素子ウエハから分離させる工程と、
前記ベース基板に接合された前記圧電素子を除く領域の前記圧電素子ウエハを取り除く工程と、を有し、
前記圧電素子を前記圧電素子ウエハから分離させる工程において、前記ベース基板に接合された前記圧電素子を前記ベース基板側へ押さえ付けた状態で、前記ベース基板に接合された前記圧電素子を除く領域の前記圧電素子ウエハと前記ベース基板とを相対的に離反させて前記圧電素子と前記圧電素子ウエハとの接続部に応力を発生させ、当該応力により前記接続部を破断させて前記圧電素子を前記圧電素子ウエハから分離させると同時に前記圧電素子ウエハを取り除くことを特徴とする圧電デバイスの製造方法。
A method of manufacturing a piezoelectric device having a piezoelectric element mounted on a base substrate,
Forming the piezoelectric element integrally in a piezoelectric element wafer made of a piezoelectric material;
Bonding the piezoelectric element integrally formed in the piezoelectric element wafer to the base substrate in a wafer state;
Separating the piezoelectric element bonded to the base substrate from the piezoelectric element wafer;
Have a, a step of removing the piezoelectric device wafer areas except the piezoelectric element bonded to the base substrate,
In the step of separating the piezoelectric element from the piezoelectric element wafer, the piezoelectric element bonded to the base substrate is pressed against the base substrate side, and the region excluding the piezoelectric element bonded to the base substrate is removed. The piezoelectric element wafer and the base substrate are relatively separated from each other to generate a stress at a connecting portion between the piezoelectric element and the piezoelectric element wafer, and the connecting portion is broken by the stress to cause the piezoelectric element to move to the piezoelectric A method for manufacturing a piezoelectric device, characterized in that the piezoelectric element wafer is removed simultaneously with separation from the element wafer .
記圧電素子ウエハを真空吸着により取り除くことを特徴とする請求項1に記載の圧電デバイスの製造方法。
Method for manufacturing a piezoelectric device according to claim 1, wherein the dividing wolfberry take before Symbol piezoelectric device wafer by vacuum suction.
JP2011009397A 2011-01-20 2011-01-20 Method for manufacturing piezoelectric device Expired - Fee Related JP5751844B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2011009397A JP5751844B2 (en) 2011-01-20 2011-01-20 Method for manufacturing piezoelectric device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2011009397A JP5751844B2 (en) 2011-01-20 2011-01-20 Method for manufacturing piezoelectric device

Publications (3)

Publication Number Publication Date
JP2012151317A JP2012151317A (en) 2012-08-09
JP2012151317A5 JP2012151317A5 (en) 2014-03-06
JP5751844B2 true JP5751844B2 (en) 2015-07-22

Family

ID=46793293

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011009397A Expired - Fee Related JP5751844B2 (en) 2011-01-20 2011-01-20 Method for manufacturing piezoelectric device

Country Status (1)

Country Link
JP (1) JP5751844B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015165619A (en) * 2014-03-03 2015-09-17 京セラクリスタルデバイス株式会社 Intermediate product of crystal vibration element and manufacturing method of the same

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009184810A (en) * 2008-02-08 2009-08-20 Seiko Epson Corp Recording device
JP5352777B2 (en) * 2009-01-30 2013-11-27 パナソニック株式会社 Quartz device manufacturing method
JP2011091685A (en) * 2009-10-23 2011-05-06 Seiko Epson Corp Piezoelectric device

Also Published As

Publication number Publication date
JP2012151317A (en) 2012-08-09

Similar Documents

Publication Publication Date Title
JP4588753B2 (en) Electronic device package manufacturing method and electronic device package
TW493236B (en) Method for manufacturing semiconductor devices
US8981500B2 (en) Method for producing an optical window device for a MEMS device
US10600690B2 (en) Method for handling a product substrate and a bonded substrate system
JP2019110198A (en) Processing method for work-piece
JP2018157159A (en) Package and manufacturing method thereof
JP2007005948A (en) Electronic component and manufacturing method thereof
JP5129005B2 (en) Piezoelectric vibrator, piezoelectric element manufacturing method, and piezoelectric vibrator manufacturing method
JP5823252B2 (en) Disposable junction gap control structure
JP2007096777A (en) Method of manufacturing piezoelectric vibrator
WO2007069456A1 (en) Semiconductor device manufacturing method
JP5477478B2 (en) Method for manufacturing piezoelectric element and mother piezoelectric substrate with electrode
JP5751844B2 (en) Method for manufacturing piezoelectric device
JP5285467B2 (en) Method for manufacturing piezoelectric vibrator
JP4636096B2 (en) Semiconductor device and manufacturing method thereof
JP2003243344A (en) Method of manufacturing semiconductor device
JP2002299196A (en) Wafer for manufacturing semiconductor
JP5022093B2 (en) Implementation method
JP2015177028A (en) Method of manufacturing semiconductor device
JP2008124348A (en) Electronic device, and its manufacturing method
JP2009225219A (en) Piezoelectric device and method for manufacturing the same
JP2010108988A (en) Bonded structure and method of manufacturing the same
JP5288116B2 (en) Piezoelectric vibrator and manufacturing method thereof
JP2002208571A (en) Method of manufacturing semiconductor device and semiconductor device
JP2017080894A (en) Method for manufacturing liquid ejection head

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140117

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140117

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20141218

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150105

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150306

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20150421

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20150519

R150 Certificate of patent or registration of utility model

Ref document number: 5751844

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees