JP5544240B2 - マルチｍａｃアーキテクチャにおける低電力ｆｉｒフィルタ - Google Patents

マルチｍａｃアーキテクチャにおける低電力ｆｉｒフィルタ Download PDF

Info

Publication number
JP5544240B2
JP5544240B2 JP2010173110A JP2010173110A JP5544240B2 JP 5544240 B2 JP5544240 B2 JP 5544240B2 JP 2010173110 A JP2010173110 A JP 2010173110A JP 2010173110 A JP2010173110 A JP 2010173110A JP 5544240 B2 JP5544240 B2 JP 5544240B2
Authority
JP
Japan
Prior art keywords
adder
multiplier
output
mac
chain
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2010173110A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011034566A5 (https=
JP2011034566A (ja
Inventor
アラン ヤーコブ ジェフリー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ceva DSP Ltd
Original Assignee
Ceva DSP Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ceva DSP Ltd filed Critical Ceva DSP Ltd
Publication of JP2011034566A publication Critical patent/JP2011034566A/ja
Publication of JP2011034566A5 publication Critical patent/JP2011034566A5/ja
Application granted granted Critical
Publication of JP5544240B2 publication Critical patent/JP5544240B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
JP2010173110A 2009-07-30 2010-07-30 マルチｍａｃアーキテクチャにおける低電力ｆｉｒフィルタ Active JP5544240B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/512,032 2009-07-30
US12/512,032 US8706791B2 (en) 2009-07-30 2009-07-30 Low power fir filter in multi-MAC architecture

Publications (3)

Publication Number Publication Date
JP2011034566A JP2011034566A (ja) 2011-02-17
JP2011034566A5 JP2011034566A5 (https=) 2013-09-12
JP5544240B2 true JP5544240B2 (ja) 2014-07-09

Family

ID=43216926

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010173110A Active JP5544240B2 (ja) 2009-07-30 2010-07-30 マルチｍａｃアーキテクチャにおける低電力ｆｉｒフィルタ

Country Status (4)

Country Link
US (1) US8706791B2 (https=)
EP (1) EP2280341B1 (https=)
JP (1) JP5544240B2 (https=)
CA (1) CA2711027C (https=)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112602054B (zh) 2018-08-31 2024-06-25 弗莱克斯-罗技克斯技术公司 乘法器累加器电路、用于乘法累加的逻辑瓦片架构和包括逻辑瓦片阵列的ic
JP7165018B2 (ja) * 2018-10-03 2022-11-02 キヤノン株式会社 情報処理装置、情報処理方法
US11194585B2 (en) 2019-03-25 2021-12-07 Flex Logix Technologies, Inc. Multiplier-accumulator circuitry having processing pipelines and methods of operating same
US11314504B2 (en) 2019-04-09 2022-04-26 Flex Logix Technologies, Inc. Multiplier-accumulator processing pipelines and processing component, and methods of operating same
US11288076B2 (en) 2019-09-13 2022-03-29 Flex Logix Technologies, Inc. IC including logic tile, having reconfigurable MAC pipeline, and reconfigurable memory
US11455368B2 (en) 2019-10-02 2022-09-27 Flex Logix Technologies, Inc. MAC processing pipeline having conversion circuitry, and methods of operating same
US12015428B2 (en) 2019-11-05 2024-06-18 Flex Logix Technologies, Inc. MAC processing pipeline using filter weights having enhanced dynamic range, and methods of operating same
US11693625B2 (en) 2019-12-04 2023-07-04 Flex Logix Technologies, Inc. Logarithmic addition-accumulator circuitry, processing pipeline including same, and methods of operation
US11960856B1 (en) 2020-01-15 2024-04-16 Flex Logix Technologies, Inc. Multiplier-accumulator processing pipeline using filter weights having gaussian floating point data format
US11442881B2 (en) 2020-04-18 2022-09-13 Flex Logix Technologies, Inc. MAC processing pipelines, circuitry to control and configure same, and methods of operating same
US12282748B1 (en) 2020-05-26 2025-04-22 Analog Devices, Inc. Coarse floating point accumulator circuit, and MAC processing pipelines including same
US11604645B2 (en) 2020-07-22 2023-03-14 Flex Logix Technologies, Inc. MAC processing pipelines having programmable granularity, and methods of operating same
US12282749B2 (en) 2020-08-20 2025-04-22 Analog Devices, Inc. Configurable MAC pipelines for finite-impulse-response filtering, and methods of operating same
US12455723B2 (en) 2021-02-02 2025-10-28 Analog Devices, Inc. MAC processing pipeline having activation circuitry, and methods of operating same
US12461713B2 (en) 2021-03-03 2025-11-04 Analog Devices, Inc. MAC processing pipelines, circuitry to configure same, and methods of operating same
US12430100B2 (en) * 2021-06-01 2025-09-30 Ceremorphic, Inc. Analog multiplier accumulator with unit element gain balancing
CN120045162B (zh) * 2025-04-25 2025-09-16 北京凯芯微科技有限公司 一种抗混叠降采样电路、电路模组、芯片和信号处理装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3693367B2 (ja) * 1994-07-28 2005-09-07 富士通株式会社 積和演算器
US5931892A (en) * 1996-12-20 1999-08-03 Compaq Computer Corporation Enhanced adaptive filtering technique
US5862063A (en) 1996-12-20 1999-01-19 Compaq Computer Corporation Enhanced wavetable processing technique on a vector processor having operand routing and slot selectable operations
JPH1196136A (ja) 1997-09-24 1999-04-09 Fujitsu Ltd 積和演算モジュール
JP2002073586A (ja) 2000-08-28 2002-03-12 Matsushita Electric Ind Co Ltd 演算処理装置
US6978287B1 (en) * 2001-04-04 2005-12-20 Altera Corporation DSP processor architecture with write datapath word conditioning and analysis
US7570704B2 (en) 2005-11-30 2009-08-04 Intel Corporation Transmitter architecture for high-speed communications

Also Published As

Publication number Publication date
CA2711027C (en) 2016-05-10
US20110029589A1 (en) 2011-02-03
US8706791B2 (en) 2014-04-22
EP2280341B1 (en) 2013-06-05
CA2711027A1 (en) 2011-01-30
EP2280341A1 (en) 2011-02-02
JP2011034566A (ja) 2011-02-17

Similar Documents

Publication Publication Date Title
JP5544240B2 (ja) マルチｍａｃアーキテクチャにおける低電力ｆｉｒフィルタ
US8271571B2 (en) Microprocessor
CN100405361C (zh) 用于执行计算操作的方法、系统以及设备
KR100715770B1 (ko) 연산을 수행하는 방법 및 시스템 및 장치
JP4584580B2 (ja) 単一命令複数データ（ｓｉｍｄ）命令用の積和演算（ｍａｃ）ユニット
CN102171682B (zh) 用于高效fft和fir硬件加速器的计算模块
CN113853601A (zh) 用于矩阵运算的装置和方法
JPS6125188B2 (https=)
Meher Systolic designs for DCT using a low-complexity concurrent convolutional formulation
CN100435090C (zh) 可扩展高基蒙哥马利模乘算法及其电路结构
US6675286B1 (en) Multimedia instruction set for wide data paths
Shieh et al. Word-based Montgomery modular multiplication algorithm for low-latency scalable architectures
Lin et al. Scalable montgomery modular multiplication architecture with low-latency and low-memory bandwidth requirement
US20130166616A1 (en) System and Method for Implementing a Multiplication
CN108733347B (zh) 一种数据处理方法及装置
Meher New approach to LUT implementation and accumulation for memory-based multiplication
JP5262248B2 (ja) 積和演算回路
CN101923459A (zh) 一种用于数字信号处理的可重构乘加算数运算单元
Ferdous Design and FPGA-based implementation of a high performance 32-bit DSP processor
Lei et al. A reconfigurable fused multiply-accumulate for miscellaneous operators in deep neural network
Shahid et al. A generic approach to the development of coprocessors for elliptic curve cryptosystems
Gangopadhyay et al. Low-Power Multiplier-Less VLSI Design and Implementation of Linear Convolution Using Vedic Mathematics
Mohammad et al. Design of a Reformed Array Logic Binary Multiplier for High-Speed Computations
KR100386979B1 (ko) 갈로아체상에서 비트 직렬 승산기의 병렬화 방법 및 이를이용한 직병렬 승산기
Louwers et al. Multi-granular arithmetic in a coarse-grain reconfigurable architecture

Legal Events

Date Code Title Description
RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20120224

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130726

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20130726

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20130726

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20130814

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130820

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20131113

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20131118

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140212

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140415

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20140512

R150 Certificate of patent or registration of utility model

Ref document number: 5544240

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250