JP5403999B2 - トンネリング及びスライシング・ベースのbmc分解のためのシステム及び方法 - Google Patents
トンネリング及びスライシング・ベースのbmc分解のためのシステム及び方法 Download PDFInfo
- Publication number
- JP5403999B2 JP5403999B2 JP2008280758A JP2008280758A JP5403999B2 JP 5403999 B2 JP5403999 B2 JP 5403999B2 JP 2008280758 A JP2008280758 A JP 2008280758A JP 2008280758 A JP2008280758 A JP 2008280758A JP 5403999 B2 JP5403999 B2 JP 5403999B2
- Authority
- JP
- Japan
- Prior art keywords
- bmc
- tunnel
- subproblem
- control
- program
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Prevention of errors by analysis, debugging or testing of software
- G06F11/3604—Analysis of software for verifying properties of programs
- G06F11/3608—Analysis of software for verifying properties of programs using formal methods, e.g. model checking, abstract interpretation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Debugging And Monitoring (AREA)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US98720307P | 2007-11-12 | 2007-11-12 | |
| US60/987,203 | 2007-11-12 | ||
| US12/183,387 US7949511B2 (en) | 2007-11-12 | 2008-07-31 | System and method for tunneling and slicing based BMC decomposition |
| US12/183,387 | 2008-07-31 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2009123204A JP2009123204A (ja) | 2009-06-04 |
| JP2009123204A5 JP2009123204A5 (enExample) | 2011-10-06 |
| JP5403999B2 true JP5403999B2 (ja) | 2014-01-29 |
Family
ID=40624581
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008280758A Expired - Fee Related JP5403999B2 (ja) | 2007-11-12 | 2008-10-31 | トンネリング及びスライシング・ベースのbmc分解のためのシステム及び方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US7949511B2 (enExample) |
| JP (1) | JP5403999B2 (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5218299B2 (ja) * | 2009-06-30 | 2013-06-26 | 富士通株式会社 | レコード長決定プログラムおよびレコード長決定装置 |
| US8612954B2 (en) * | 2009-08-17 | 2013-12-17 | International Business Machines Corporation | Fine slicing: generating an executable bounded slice for program |
| US8532971B2 (en) * | 2010-01-26 | 2013-09-10 | Nec Laboratories America, Inc. | DPLL-based SAT solver using with application-aware branching |
| JP5744078B2 (ja) * | 2013-01-31 | 2015-07-01 | Necプラットフォームズ株式会社 | 組み込み機器制御システム、組み込み機器制御装置、及び組み込み機器制御装置の制御方法 |
| US9483380B2 (en) * | 2014-04-15 | 2016-11-01 | Fujitsu Limited | Parameterized states in symbolic execution for software testing |
| EP3012762A1 (en) | 2014-10-24 | 2016-04-27 | Thomson Licensing | Control flow graph flattening device and method |
| EP3012764A1 (en) | 2014-10-24 | 2016-04-27 | Thomson Licensing | Control flow graph flattening device and method |
| US10877870B2 (en) * | 2018-06-11 | 2020-12-29 | Tata Consultancy Services Limited | Method and system for verifying properties of source code |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7711525B2 (en) * | 2002-05-30 | 2010-05-04 | Nec Corporation | Efficient approaches for bounded model checking |
| US7346486B2 (en) * | 2004-01-22 | 2008-03-18 | Nec Laboratories America, Inc. | System and method for modeling, abstraction, and analysis of software |
| EP1836579A2 (en) * | 2004-11-02 | 2007-09-26 | Furtek | Automatically deriving logical, arithmetic and timing dependencies |
| JP2006178835A (ja) * | 2004-12-24 | 2006-07-06 | Internatl Business Mach Corp <Ibm> | プログラム解析装置、その解析方法及びプログラム |
| WO2008005102A2 (en) * | 2006-05-13 | 2008-01-10 | Sap Ag | Consistent set of interfaces derived from a business object model |
-
2008
- 2008-07-31 US US12/183,387 patent/US7949511B2/en not_active Expired - Fee Related
- 2008-10-31 JP JP2008280758A patent/JP5403999B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US20090125294A1 (en) | 2009-05-14 |
| US7949511B2 (en) | 2011-05-24 |
| JP2009123204A (ja) | 2009-06-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5403999B2 (ja) | トンネリング及びスライシング・ベースのbmc分解のためのシステム及び方法 | |
| US7788556B2 (en) | System and method for evaluating an erroneous state associated with a target circuit | |
| JP3858000B2 (ja) | フィルタリング型アプローチを使用する組合せ回路の検証方法 | |
| Yang et al. | Memoized symbolic execution | |
| Van Dijk et al. | Sylvan: Multi-core decision diagrams | |
| JP4028107B2 (ja) | 分解及び分割によるハードウェアの検証並びに表現方法 | |
| JP2007528059A (ja) | ソフトウェアのモデル化、抽象、および分析のためのシステムと方法 | |
| US9779195B2 (en) | Model-based retiming with functional equivalence constraints | |
| US20070044084A1 (en) | Disjunctive image computation for sequential systems | |
| US8271253B2 (en) | Symbolic depth-first searches using control flow information for improved reachability analysis | |
| Müller-Olm et al. | Analysis of modular arithmetic | |
| US20090210212A1 (en) | Validating One or More Circuits Using One or More Grids | |
| US8578311B1 (en) | Method and system for optimal diameter bounding of designs with complex feed-forward components | |
| US20140157218A1 (en) | Model-based retiming with functional equivalence constraints | |
| US8589126B2 (en) | System and method for model checking by interleaving stateless and state-based methods | |
| Ben-David et al. | Scalable distributed on-the-fly symbolic model checking | |
| Bloemen et al. | Symbolically aligning observed and modelled behaviour | |
| Miner | Saturation for a general class of models | |
| US7159201B2 (en) | Method and apparatus for cut-point frontier selection and for counter-example generation in formal equivalence verification | |
| Goswami et al. | An efficient method for computing dynamic program slices | |
| Nagayama et al. | Minimization of average path length in BDDs by variable reordering | |
| Cabodi et al. | Strengthening model checking techniques with inductive invariants | |
| Abandah et al. | Call graph based metrics to evaluate software design quality | |
| Edelkamp | External Symbolic Heuristic Search with Pattern Databases. | |
| Ganai et al. | Tunneling and slicing: towards scalable BMC |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110823 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20110823 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130227 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130312 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20131022 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20131029 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| LAPS | Cancellation because of no payment of annual fees |