JP4976836B2 - Liquid crystal display - Google Patents

Liquid crystal display Download PDF

Info

Publication number
JP4976836B2
JP4976836B2 JP2006336110A JP2006336110A JP4976836B2 JP 4976836 B2 JP4976836 B2 JP 4976836B2 JP 2006336110 A JP2006336110 A JP 2006336110A JP 2006336110 A JP2006336110 A JP 2006336110A JP 4976836 B2 JP4976836 B2 JP 4976836B2
Authority
JP
Japan
Prior art keywords
output
noise
liquid crystal
outputs
gradation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006336110A
Other languages
Japanese (ja)
Other versions
JP2008145965A (en
Inventor
克良 平木
Original Assignee
エルジー ディスプレイ カンパニー リミテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by エルジー ディスプレイ カンパニー リミテッド filed Critical エルジー ディスプレイ カンパニー リミテッド
Priority to JP2006336110A priority Critical patent/JP4976836B2/en
Priority to KR1020070040931A priority patent/KR101327856B1/en
Publication of JP2008145965A publication Critical patent/JP2008145965A/en
Application granted granted Critical
Publication of JP4976836B2 publication Critical patent/JP4976836B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T5/00—Image enhancement or restoration
    • G06T5/40—Image enhancement or restoration by the use of histogram techniques
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0252—Improving the response speed
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/066—Adjustment of display parameters for control of contrast

Description

この発明は、入力映像信号に基づいて画像表示する液晶表示装置に関するものである。   The present invention relates to a liquid crystal display device that displays an image based on an input video signal.

従来、ノイズを検出し、液晶の応答を遅くする液晶表示装置がある（例えば、特許文献１参照）。   Conventionally, there is a liquid crystal display device that detects noise and slows down the response of the liquid crystal (see, for example, Patent Document 1).

特開２００４−２４６１１８０号公報JP 2004-2461180 A

しかしながら、液晶の応答を遅くするということは動画のボヤケにつながるため、ノイズであるか動画であるかの判別が完全でなければボヤケという弊害が発生する可能性もある。   However, since slowing down the response of the liquid crystal leads to blurring of moving images, there is a possibility that a detrimental effect of blurring may occur if the determination of whether it is noise or moving images is not complete.

この発明は上述した点に鑑みてなされたもので、本来の表示画質を損なわずにノイズを低減させることができる液晶表示装置を得ることを目的とするものである。   The present invention has been made in view of the above-described points, and an object thereof is to obtain a liquid crystal display device capable of reducing noise without impairing the original display image quality.

この発明に係る液晶表示装置は、入力される階調データの１フィールド前の階調データを出力するフィールドメモリと、入力される階調データと前記フィールドメモリの出力との差分値を得る減算器と、前記減算器の出力に所定の係数を乗じた第１の補正量を出力する演算部と、入力映像信号のノイズ量を検出して、ノイズ量が設定値以下の時は１を出力し、ノイズ量が前記設定値を超える時は０を出力するノイズ検出部と、入力映像信号の所定の階調領域における頻度分布で与えられるヒストグラムをフィールド毎に取り、所定のデータ区間内の階調の頻度が設定値を超える、画面データの明るさに偏りがあるような場合には、ノイズリダクションを有効にするように１を出力し、所定のデータ区間内の階調の頻度が設定値を超えることのない、画面データの明るさに偏りがないような場合には、ノイズリダクションを無効にするように０を出力するヒストグラム検出部と、前記ノイズ検出部の出力と前記ヒストグラム検出部の出力との論理和を求める論理和回路と、前記演算部からの第１の補正量に前記論理和回路の出力を乗算して第２の補正量を得る乗算器と、入力される階調データに前記乗算器からの第２の補正量を加算する加算器と、前記加算器から出力される階調データにオーバーフローが発生した場合には入力を補正し、オーバーフローが発生しなかった場合には入力をそのまま出力するオーバーフロー補正部と、前記オーバーフロー補正部の出力に基づいた印加電圧によって液晶パネルを駆動する駆動部とを備えたものである。 A liquid crystal display device according to the present invention includes a field memory that outputs gradation data one field before the input gradation data, and a subtractor that obtains a difference value between the input gradation data and the output of the field memory. And a calculation unit that outputs a first correction amount obtained by multiplying the output of the subtractor by a predetermined coefficient, and detects the noise amount of the input video signal, and outputs 1 when the noise amount is equal to or less than a set value. When a noise amount exceeds the set value, a noise detection unit that outputs 0 and a histogram given by a frequency distribution in a predetermined gradation area of the input video signal are taken for each field, and gradations in a predetermined data section If the frequency of the image exceeds the set value and the brightness of the screen data is biased, 1 is output so as to enable noise reduction, and the frequency of gradation in the predetermined data section is set to the set value. Of exceeding There, in the case that there is no bias in the brightness of the screen data, the logic of the histogram detector which outputs a 0 to disable noise reduction, and outputs the output of the noise detection unit and the histogram detector A logical sum circuit for obtaining a sum; a multiplier for multiplying a first correction amount from the arithmetic unit by an output of the logical sum circuit to obtain a second correction amount; and a multiplier for the input grayscale data An adder for adding the second correction amount from the output, and the input is corrected when an overflow occurs in the gradation data output from the adder, and the input is output as it is when no overflow occurs. An overflow correction unit that drives the liquid crystal panel with an applied voltage based on the output of the overflow correction unit.

この発明によれば、表示画面のヒストグラムの結果に基づいて液晶の応答速度を制御することで、コントラストが低く、ノイズが目立つ場合にのみ、ノイズリダクションを有効にして、本来の表示画質を損なわずにノイズを低減させることができる。   According to the present invention, by controlling the response speed of the liquid crystal based on the result of the histogram of the display screen, noise reduction is made effective only when the contrast is low and noise is conspicuous, and the original display image quality is not impaired. Noise can be reduced.

図１（ａ）、（ｂ）は、この発明に係る液晶表示装置の要旨を説明するためのコントラスト比較画面を示す図である。図１（ａ）、（ｂ）に示す１フレーム画面において、図１（ａ）に示す如く、コントラストが高い画面ではノイズが余り目立たないが、図１（ｂ）に示す如く、コントラストが低い画面ではノイズが目立つ。この発明においては、表示画面のヒストグラムの結果に基づき液晶の応答を遅くすることで、本来の表示画質を損なわずノイズを低減させるものである。   FIGS. 1A and 1B are diagrams showing a contrast comparison screen for explaining the gist of the liquid crystal display device according to the present invention. In the 1-frame screen shown in FIGS. 1A and 1B, the noise is not so noticeable on the screen with high contrast as shown in FIG. 1A, but the screen with low contrast as shown in FIG. 1B. Then noise is conspicuous. In the present invention, the response of the liquid crystal is delayed based on the result of the histogram of the display screen, thereby reducing noise without impairing the original display image quality.

図２（ａ）、（ｂ）は、図１（ａ）、（ｂ）に対応した階調データのヒストグラムを示す図である。この発明においては、フレームごとにヒストグラムを取り、図２（ｂ）に示す如く、画面データの明るさに偏りがあるような場合にはノイズリダクションを有効にし、図２（ａ）に示す如く、画面データの明るさに偏りがないような場合にはノイズリダクションを無効にするものである。   FIGS. 2A and 2B are diagrams showing histograms of gradation data corresponding to FIGS. 1A and 1B. In the present invention, a histogram is taken for each frame, and as shown in FIG. 2B, when the brightness of the screen data is biased, noise reduction is enabled, and as shown in FIG. When there is no bias in the brightness of the screen data, the noise reduction is invalidated.

すなわち、この発明では、実際にノイズが目立つ画面はコントラストが高い画面ではなく、コントラストが低い部分であるため、表示画面情報のヒストグラムをとることによってノイズが目立つ表示画面・表示部分のみに制御を行うことでノイズのみを除去する。このようにすることで、本来の表示画質を損なわずにノイズを低減することができる。   That is, in the present invention, since the screen where noise is actually conspicuous is not a screen with high contrast but a portion with low contrast, control is performed only on the display screen / display portion where noise is conspicuous by taking a histogram of display screen information. By removing only noise. By doing so, noise can be reduced without impairing the original display image quality.

図３は、この発明の実施の形態に係る液晶表示装置の構成を示すブロック図である。図１に示す液晶表示装置は、階調データを入力し、１フィールド前の階調データを出力するフィールドメモリ１と、入力される階調データとフィールドメモリ１の出力との差分値を得る減算器２と、減算器２の出力に係数決定部４から設定される所定の係数（補正の度合）を乗じた補正量Ａを出力する演算部３と、入力映像信号のノイズ量を検出してノイズに応じた値を出力するノイズ検出部５と、入力映像信号の所定の階調領域における頻度分布を検出するヒストグラム検出部６と、ノイズ検出部５の出力とヒストグラム検出部６の出力との論理和を求めるＯＲ回路７と、演算部３からの補正量ＡにＯＲ回路７の出力を乗算して補正量Ｂを得る乗算器８と、入力される階調データに乗算器８からの補正量Ｂを加算する加算器９と、加算器９から出力される、補正量Ｂの加算された階調データを入力し、補正量Ｂの加算によりオーバーフローが発生した（例えば、階調データの最大値を上回るまたは最小値を下回る）場合には入力を補正し、オーバーフローが発生しなかった場合には入力をそのまま出力するオーバーフロー補正部１０と、オーバーフロー補正部１０の出力に基づいた印加電圧によって液晶パネル１２を駆動する駆動部１１とを備えている。   FIG. 3 is a block diagram showing the configuration of the liquid crystal display device according to the embodiment of the present invention. The liquid crystal display device shown in FIG. 1 has a field memory 1 that inputs gradation data and outputs gradation data one field before, and a subtraction that obtains a difference value between the input gradation data and the output of the field memory 1. 2, a calculation unit 3 that outputs a correction amount A obtained by multiplying the output of the subtracter 2 by a predetermined coefficient (degree of correction) set by the coefficient determination unit 4, and detects the noise amount of the input video signal A noise detection unit 5 that outputs a value corresponding to noise, a histogram detection unit 6 that detects a frequency distribution in a predetermined gradation region of an input video signal, an output of the noise detection unit 5 and an output of the histogram detection unit 6 An OR circuit 7 for obtaining a logical sum, a multiplier 8 for multiplying the correction amount A from the arithmetic unit 3 by the output of the OR circuit 7 to obtain a correction amount B, and a correction from the multiplier 8 for the input gradation data An adder 9 for adding the quantity B, and an adder 9 The gradation data added with the correction amount B is input, and an overflow occurs due to the addition of the correction amount B (for example, when the gradation data exceeds the maximum value or falls below the minimum value). When the overflow does not occur, an overflow correction unit 10 that outputs the input as it is and a drive unit 11 that drives the liquid crystal panel 12 with an applied voltage based on the output of the overflow correction unit 10 are provided. .

ここで、演算部３は、階調データの増加時と減少時の補正の度合いを表す異なる係数をそれぞれ予め格納していて、階調データとフィールドメモリ１の出力との差分値、つまり１フィールド前の階調データに対する現在の階調データの増加量を符号付きで入力し、階調データの増加時と減少時とで差分値にそれぞれ異なる係数を乗算して補正量Ａを求めている。   Here, the calculation unit 3 stores in advance different coefficients representing the degree of correction when the gradation data is increased and decreased, and the difference value between the gradation data and the output of the field memory 1, that is, one field. The increase amount of the current gradation data with respect to the previous gradation data is input with a sign, and the correction value A is obtained by multiplying the difference value by a different coefficient when the gradation data is increasing and decreasing.

これは次の理由に基づく。液晶パネルでは、液晶に印加する電圧を変化させることにより、液晶分子の配列変化を生じさせ、その結果、液晶の透磁率を変化させて所定の階調表示を行っているが、この時、印加電圧を増加させたときには印加された電界により液晶分子の配列変化が生じ、印加電圧を減少させたときには分子間力により液晶分子の配列変化が生じ、印加された電界による液晶分子の配列変化の速度は、分子間力による液晶分子の配列変化の速度よりも速くなる。このため、階調データの増加時（印加電圧の増加時）の応答速度が、減少時（印加電圧の減少時）の応答速度に比べて速くなり、階調データの増加時と減少時とで、液晶の応答速度に差があるので、それぞれに応じて別々に係数を設定するのが好ましく、階調データの減少時の係数を階調データの増加時の係数より大きな値に設定する。   This is based on the following reason. In a liquid crystal panel, by changing the voltage applied to the liquid crystal, the alignment of the liquid crystal molecules is changed, and as a result, the magnetic permeability of the liquid crystal is changed to perform a predetermined gradation display. When the voltage is increased, the applied electric field changes the alignment of the liquid crystal molecules, and when the applied voltage is decreased, the intermolecular force changes the alignment of the liquid crystal molecules, and the applied electric field changes the speed of the alignment of the liquid crystal molecules. Becomes faster than the rate of change in the alignment of liquid crystal molecules due to intermolecular forces. Therefore, the response speed when the gradation data is increased (when the applied voltage is increased) is faster than the response speed when the gradation data is decreased (when the applied voltage is decreased). Since there is a difference in the response speed of the liquid crystal, it is preferable to set the coefficient separately according to each, and the coefficient when the gradation data is decreased is set to a value larger than the coefficient when the gradation data is increased.

また、ノイズ検出部５は、ノイズのない時または非常に小さい時、すなわちノイズ量が設定値以下である通常時は１を出力して、液晶の応答速度を速くなるように制御する。他方、ノイズ量が設定値を超えて、非常に多くなるときは０を出力して、ノイズ量に応じて液晶の応答速度が遅くなるように制御する。 In addition, the noise detection unit 5 outputs 1 when there is no noise or is very small, that is, when the noise amount is equal to or less than a set value, and controls the liquid crystal response speed to be increased. On the other hand, the amount of noise exceeds the set value, when very multi Kunar is outputs 0, performs control so the response speed of the liquid crystal becomes slow depending on the amount of noise.

また、ヒストグラム検出部６は、ヒストグラムに応じてノイズ処理をＯＮ−ＯＦＦするもので、例えば図２（ｂ）において、所定のデータ区間内の階調が０〜１００の領域において、頻度が例えば５０を越えている場合に、ノイズ処理をＯＮするように１を出力する。すなわち、ヒストグラム検出部６は、フィールド毎にヒストグラムを取り、例えば図２（ｂ）に示すように、所定のデータ区間内の階調の頻度が設定値である「５０」を超える、画面データの明るさに偏りがあるような場合にはノイズリダクションを有効にするように１を出力し、他方、例えば図２（ａ）に示すように、所定のデータ区間内の階調の頻度が設定値である「５０」を超えることのない、画面データの明るさに偏りがないような場合にはノイズリダクションを無効にするように０を出力する。 Further, the histogram detection unit 6 turns on / off the noise processing according to the histogram. For example, in FIG. 2B, the frequency is 50, for example, in the region where the gradation is 0-100 in the predetermined data section. 1 is output so that the noise processing is turned on. That is, the histogram detection unit 6 takes a histogram for each field, and for example, as shown in FIG. 2B, the frequency of the gradation within a predetermined data section exceeds “50” which is a set value . When there is a bias in brightness, 1 is output so as to enable noise reduction, and on the other hand, for example, as shown in FIG. When “50” is not exceeded and there is no bias in the brightness of the screen data, 0 is output so as to invalidate the noise reduction.

ＯＲ回路７は、ノイズ検出部５の出力とヒストグラム検出部６の出力との論理和を出力する。例えば、ノイズ検出部５の出力が０のとき、ヒストグラム検出部６の出力が０であれば、ＯＲ回路７は、０を出力して、液晶の応答速度が遅くなるように制御し、ノイズ検出部５の出力が１のとき、ヒストグラム検出部６の出力が０であれば、ＯＲ回路７は、１を出力して、液晶の応答速度が速くなるように制御する。ヒストグラム検出部６の出力が１であれば、ノイズ検出部５の出力が０または１のいずれであっても、ＯＲ回路７は、１を出力して、液晶の応答速度が速くなるように制御する。   The OR circuit 7 outputs a logical sum of the output of the noise detection unit 5 and the output of the histogram detection unit 6. For example, when the output of the noise detection unit 5 is 0 and the output of the histogram detection unit 6 is 0, the OR circuit 7 outputs 0 to control the response speed of the liquid crystal to be slow, thereby detecting noise. When the output of the unit 5 is 1, if the output of the histogram detection unit 6 is 0, the OR circuit 7 outputs 1 and controls so that the response speed of the liquid crystal becomes faster. If the output of the histogram detection unit 6 is 1, regardless of whether the output of the noise detection unit 5 is 0 or 1, the OR circuit 7 outputs 1 to control the response speed of the liquid crystal to be high. To do.

演算部３からの補正量Ａに対し、ＯＲ回路７の出力が乗算器８で乗算されて補正量Ｂが得られ、加算器９により入力される階調データに補正量Ｂが加算される。オーバーフロー補正部１０は、補正量Ｂの加算された階調データを入力し、補正量Ｂの加算によりオーバーフローが発生した場合には入力を補正し、オーバーフローが発生しなかった場合には入力をそのまま出力する。駆動部１１は、オーバーフロー補正部１０の出力に基づいた印加電圧によって液晶パネル１２を駆動する。   The correction amount A from the calculation unit 3 is multiplied by the output of the OR circuit 7 by the multiplier 8 to obtain the correction amount B, and the correction amount B is added to the gradation data input by the adder 9. The overflow correction unit 10 receives the gradation data added with the correction amount B, corrects the input when an overflow occurs due to the addition of the correction amount B, and inputs the input as it is when no overflow occurs. Output. The drive unit 11 drives the liquid crystal panel 12 with an applied voltage based on the output of the overflow correction unit 10.

従って、図３に示す実施の形態によれば、表示画面のヒストグラムの結果に基づいて液晶の応答速度を制御することで、コントラストが低く、ノイズが目立つ場合にのみ、ノイズリダクションを有効にして、本来の表示画質を損なわずにノイズを低減させることができる。   Therefore, according to the embodiment shown in FIG. 3, by controlling the response speed of the liquid crystal based on the result of the histogram of the display screen, the noise reduction is enabled only when the contrast is low and noise is noticeable, Noise can be reduced without impairing the original display image quality.

この発明に係る液晶表示装置の要旨を説明するためのコントラスト比較画面を示す図である。It is a figure which shows the contrast comparison screen for demonstrating the summary of the liquid crystal display device which concerns on this invention. 図１に対応した階調データのヒストグラムを示す図である。It is a figure which shows the histogram of the gradation data corresponding to FIG. この発明の実施の形態に係る液晶表示装置の構成を示すブロック図である。1 is a block diagram illustrating a configuration of a liquid crystal display device according to an embodiment of the present invention.

符号の説明Explanation of symbols

１ フィールドメモリ、２ 減算器、３ 演算部、４ 係数決定部、５ ノイズ検出部、６ ヒストグラム検出部、７ ＯＲ回路、８ 乗算器、９ 加算器、１０ オーバーフロー補正部、１１ 駆動部、１２ 液晶パネル。   DESCRIPTION OF SYMBOLS 1 Field memory, 2 subtractor, 3 calculating part, 4 coefficient determination part, 5 noise detection part, 6 histogram detection part, 7 OR circuit, 8 multiplier, 9 adder, 10 overflow correction part, 11 drive part, 12 liquid crystal panel.

Claims (1)

入力される階調データの１フィールド前の階調データを出力するフィールドメモリと、
入力される階調データと前記フィールドメモリの出力との差分値を得る減算器と、
前記減算器の出力に所定の係数を乗じた第１の補正量を出力する演算部と、
入力映像信号のノイズ量を検出して、ノイズ量が設定値以下の時は１を出力し、ノイズ量が前記設定値を超える時は０を出力するノイズ検出部と、
入力映像信号の所定の階調領域における頻度分布で与えられるヒストグラムをフィールド毎に取り、所定のデータ区間内の階調の頻度が設定値を超える、画面データの明るさに偏りがあるような場合には、ノイズリダクションを有効にするように１を出力し、所定のデータ区間内の階調の頻度が設定値を超えることのない、画面データの明るさに偏りがないような場合には、ノイズリダクションを無効にするように０を出力するヒストグラム検出部と、
前記ノイズ検出部の出力と前記ヒストグラム検出部の出力との論理和を求める論理和回路と、
前記演算部からの第１の補正量に前記論理和回路の出力を乗算して第２の補正量を得る乗算器と、
入力される階調データに前記乗算器からの第２の補正量を加算する加算器と、
前記加算器から出力される階調データにオーバーフローが発生した場合には入力を補正し、オーバーフローが発生しなかった場合には入力をそのまま出力するオーバーフロー補正部と、
前記オーバーフロー補正部の出力に基づいた印加電圧によって液晶パネルを駆動する駆動部と
を備えた液晶表示装置。 A field memory for outputting gradation data one field before the inputted gradation data;
A subtractor for obtaining a difference value between the input gradation data and the output of the field memory;
An arithmetic unit that outputs a first correction amount obtained by multiplying the output of the subtractor by a predetermined coefficient;
A noise detection unit that detects a noise amount of an input video signal, outputs 1 when the noise amount is less than or equal to a set value, and outputs 0 when the noise amount exceeds the set value ;
When the histogram given by the frequency distribution in the predetermined gradation area of the input video signal is taken for each field, the gradation frequency in the predetermined data section exceeds the set value, and the brightness of the screen data is biased In the case where 1 is output so as to enable noise reduction, the frequency of the gradation in the predetermined data section does not exceed the set value, and the brightness of the screen data is not biased, A histogram detector that outputs 0 to disable noise reduction ;
A logical sum circuit for obtaining a logical sum of the output of the noise detector and the output of the histogram detector;
A multiplier for multiplying the first correction amount from the arithmetic unit by the output of the OR circuit to obtain a second correction amount;
An adder for adding the second correction amount from the multiplier to the input gradation data;
An overflow correction unit that corrects an input when an overflow occurs in the gradation data output from the adder, and outputs an input as it is when an overflow does not occur;
A liquid crystal display device comprising: a drive unit that drives the liquid crystal panel with an applied voltage based on the output of the overflow correction unit.
JP2006336110A 2006-12-13 2006-12-13 Liquid crystal display Expired - Fee Related JP4976836B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2006336110A JP4976836B2 (en) 2006-12-13 2006-12-13 Liquid crystal display
KR1020070040931A KR101327856B1 (en) 2006-12-13 2007-04-26 Liquid crystal display device and driving method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006336110A JP4976836B2 (en) 2006-12-13 2006-12-13 Liquid crystal display

Publications (2)

Publication Number Publication Date
JP2008145965A JP2008145965A (en) 2008-06-26
JP4976836B2 true JP4976836B2 (en) 2012-07-18

Family

ID=39606187

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006336110A Expired - Fee Related JP4976836B2 (en) 2006-12-13 2006-12-13 Liquid crystal display

Country Status (2)

Country Link
JP (1) JP4976836B2 (en)
KR (1) KR101327856B1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9767951B2 (en) * 2015-07-07 2017-09-19 The Boeing Company Liquid crystal inductor enhanced with magnetic nanoparticles
KR102544148B1 (en) * 2018-09-21 2023-06-16 삼성디스플레이 주식회사 Method of generating correction data for display devcie, and display device storing correction data

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0720827A (en) * 1993-06-30 1995-01-24 Toshiba Corp Liquid crystal display device
JP4306274B2 (en) * 2003-02-14 2009-07-29 パナソニック株式会社 Liquid crystal display
KR100618583B1 (en) * 2003-12-24 2006-08-31 엘지.필립스 엘시디 주식회사 Method for driving liquid crystal display device
JP4155233B2 (en) * 2004-06-24 2008-09-24 株式会社日立製作所 Video display device

Also Published As

Publication number Publication date
KR101327856B1 (en) 2013-11-12
KR20080055583A (en) 2008-06-19
JP2008145965A (en) 2008-06-26

Similar Documents

Publication Publication Date Title
JP3873918B2 (en) Image processing apparatus, image processing method, and image processing program
US8547388B2 (en) Image processing device and related method thereof
JP3856031B2 (en) Motion detection device and noise reduction device using the same
US20150356904A1 (en) Image processing apparatus and image processing method
JP2006050326A (en) Information processing apparatus and scene change detecting method thereof
JP2008067194A (en) Frame interpolation circuit, frame interpolation method, and display device
JP2006047767A (en) Information processor, and luminance control method for video data
JP2010028575A (en) Image processing apparatus and control method thereof
JP3873917B2 (en) Image processing apparatus, image processing method, and image processing program
JP2011124893A (en) Image processor, method for controlling the same, and program
JP4976836B2 (en) Liquid crystal display
JP2001331154A (en) Liquid crystal display device and liquid crystal display method
US9576337B2 (en) Image processing apparatus and control method thereof
JP2006243325A (en) Liquid crystal display device
JP4693919B2 (en) Video display device and video display method
JP6180135B2 (en) Image display apparatus and control method thereof
US8648784B2 (en) Device and method for overdriving a liquid crystal display
JP4306274B2 (en) Liquid crystal display
JP2006295845A (en) Video signal processing circuit
JP2006208854A (en) Image processor, program, recording medium, and image display device
JP4339996B2 (en) Video signal processing device for liquid crystal display
JP4844235B2 (en) Liquid crystal display method
JP4292113B2 (en) Image processing apparatus and image processing method
US10775920B2 (en) Driver integrated circuit applying image processing driving method and touch display system
JP4466454B2 (en) Video correction device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20091211

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120110

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120323

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120410

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120413

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 4976836

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150420

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees