JP4566049B2 - Electric double layer capacitor - Google Patents

Electric double layer capacitor Download PDF

Info

Publication number
JP4566049B2
JP4566049B2 JP2005106343A JP2005106343A JP4566049B2 JP 4566049 B2 JP4566049 B2 JP 4566049B2 JP 2005106343 A JP2005106343 A JP 2005106343A JP 2005106343 A JP2005106343 A JP 2005106343A JP 4566049 B2 JP4566049 B2 JP 4566049B2
Authority
JP
Japan
Prior art keywords
double layer
electric double
layer capacitor
film
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2005106343A
Other languages
Japanese (ja)
Other versions
JP2006287039A (en
Inventor
光司 前田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokin Corp
Original Assignee
NEC Tokin Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Tokin Corp filed Critical NEC Tokin Corp
Priority to JP2005106343A priority Critical patent/JP4566049B2/en
Publication of JP2006287039A publication Critical patent/JP2006287039A/en
Application granted granted Critical
Publication of JP4566049B2 publication Critical patent/JP4566049B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E60/00Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
    • Y02E60/13Energy storage using capacitors

Landscapes

  • Electric Double-Layer Capacitors Or The Like (AREA)

Description

本発明は、電気二重層コンデンサに関し、特に、電気二重層コンデンサの大容量化や薄型化に好適な電気二重層コンデンサの電極構造に関する。   The present invention relates to an electric double layer capacitor, and more particularly to an electrode structure of an electric double layer capacitor suitable for increasing the capacity and reducing the thickness of the electric double layer capacitor.

電気二重層コンデンサは、電荷の蓄積に分極性電極と電解質の界面に生じる電気二重層を利用したコンデンサである。この電気二重層の厚さは、数ナノメートルと非常に小さい。また、比表面積の大きな活性炭を分極性電極に用いることで、大容量を実現している。電気二重層コンデンサは、構成材料に重金属などの有害物質を使用しないので環境汚染の危険性が非常に小さく、二次電池のような化学反応を伴わないので、充放電サイクル寿命に優れるという特徴がある。この優れた特徴から、電気二重層コンデンサは、二次電池の代替デバイスとして、マイコンやメモリーなどのバックアップ電源として広く用いられるようになった。   An electric double layer capacitor is a capacitor that uses an electric double layer generated at the interface between a polarizable electrode and an electrolyte to accumulate charges. The electric double layer has a very small thickness of several nanometers. Moreover, large capacity is realized by using activated carbon having a large specific surface area for the polarizable electrode. Electric double layer capacitors are characterized by excellent charge / discharge cycle life because they do not use hazardous materials such as heavy metals in their constituent materials, so there is very little risk of environmental pollution and they do not involve chemical reactions like secondary batteries. is there. Because of this excellent feature, electric double layer capacitors have come to be widely used as backup power sources for microcomputers and memories as an alternative to secondary batteries.

近年、電気二重層コンデンサの特徴を活かし、電気自動車などのモーター駆動用エネルギー源あるいはエネルギー回生システムや携帯電話等の小型電子機器の補助電源としての新しい用途が検討され、一部実用化されている。このような用途では、電気二重層コンデンサの大容量化や電子機器の小型化に対応した薄型化が望まれている。   In recent years, taking advantage of the characteristics of electric double layer capacitors, new applications have been investigated and partially put into practical use as energy sources for driving motors such as electric vehicles or auxiliary power sources for small electronic devices such as energy regeneration systems and mobile phones. . In such applications, it is desired to reduce the thickness of the electric double layer capacitor in response to an increase in the capacity and an electronic device.

携帯電話等の小型電子機器の補助電源には電気二重層コンデンサの薄型化が要求され、これまで、ラミネート外装構造の電気二重層コンデンサにより薄型化の改善がなされてきた。   Auxiliary power sources for small electronic devices such as mobile phones are required to reduce the thickness of electric double layer capacitors, and until now, the reduction in thickness has been improved by using an electric double layer capacitor having a laminate outer structure.

次に、一般的なラミネート外装構造の電気二重層コンデンサを以下に図面を参照して説明する。図1に、一般的な電気二重層コンデンサの基本セルの断面図を示す。図2は、電気二重層コンデンサの積層セルを示す模式図である。図3は、従来例におけるラミネート外装構造の電気二重層コンデンサの外観図であり、図3(a)は平面図、図3(b)は側面図、図3(c)は断面図、図3(d)は従来例の成形加工を施した外装フィルムに一次曲げ加工済み端子板を組み合わせた状態を示す説明図、図3(e)は従来例の成形加工を施した外装フィルムの状態を示す説明図である。   Next, an electric double layer capacitor having a general laminate outer structure will be described below with reference to the drawings. FIG. 1 shows a cross-sectional view of a basic cell of a general electric double layer capacitor. FIG. 2 is a schematic diagram showing a multilayer cell of an electric double layer capacitor. 3A and 3B are external views of an electric double layer capacitor having a laminate outer structure according to a conventional example. FIG. 3A is a plan view, FIG. 3B is a side view, FIG. 3C is a cross-sectional view, and FIG. (D) is explanatory drawing which shows the state which combined the terminal board after the primary bending process with the exterior film which gave the shaping | molding process of the prior art example, FIG.3 (e) shows the state of the exterior film which gave the shaping | molding process of the prior art example. It is explanatory drawing.

図1に示すように、電気二重層コンデンサの単位セル5は、電解質を添加した分極性電極1を多孔性で絶縁性のセパレータ2の両側に配置し、絶縁性のガスケット3で周囲を覆い、上下が集電体4で挟まれた構造になっている。図2に示すように、電気二重層コンデンサの単位セル5を複数層に積層して積層セル6を形成する。電気二重層コンデンサには、単位セル5もしくは耐電圧に合わせて単位セル5を必要数積層した積層セル6が用いられる。   As shown in FIG. 1, a unit cell 5 of an electric double layer capacitor has a polarizable electrode 1 to which an electrolyte is added arranged on both sides of a porous and insulating separator 2, and the surroundings are covered with an insulating gasket 3. The upper and lower sides are sandwiched between current collectors 4. As shown in FIG. 2, the unit cell 5 of the electric double layer capacitor is laminated in a plurality of layers to form a laminated cell 6. As the electric double layer capacitor, a unit cell 5 or a stacked cell 6 in which a required number of unit cells 5 are stacked in accordance with the withstand voltage is used.

分極性電極1は、椰子殻系に代表される活性炭と導電性を確保するためのカーボン及びバインダから構成され、更に電解質を添加している。電解質には、希硫酸、水酸化カリウムなどの水溶液系の電解液やプロピレンカーボネート、γ−ブチロラクトンの電解液に第4級アンモニウム塩などの電解質塩を溶解させた有機系の電解液が用いられる。セパレータ2は、多孔質を有するポリテトラフルオロエチレン系フィルムやポリオレフィン系フィルムで構成される。セル内の絶縁を確保するためのガスケット3は、ブチルゴムや熱可塑性樹脂が用いられる。集電体4には、導電性を有するゴムまたはエラストマが用いられる。   The polarizable electrode 1 is composed of activated carbon typified by a coconut shell system, carbon and a binder for ensuring conductivity, and further added with an electrolyte. As the electrolyte, an aqueous electrolytic solution such as dilute sulfuric acid or potassium hydroxide, or an organic electrolytic solution in which an electrolyte salt such as a quaternary ammonium salt is dissolved in an electrolytic solution of propylene carbonate or γ-butyrolactone is used. The separator 2 is composed of a porous polytetrafluoroethylene film or polyolefin film. For the gasket 3 for ensuring insulation in the cell, butyl rubber or thermoplastic resin is used. The current collector 4 is made of conductive rubber or elastomer.

図3に示すように、所定の電圧に応じて単位セル5を複数層重ねた積層セル6を用い、外部に取り出す電極端子を設け、外装を施すことで、電気二重層コンデンサが製造される。基板に電気二重層コンデンサを取り付けしやすいように、図3(b)に示す電極端子10の曲げ加工および電気二重層コンデンサ固定用のテープ11が近年必要になっている。図3(c)及び図3(d)に示すように、従来のラミネート外装構造の電気二重層コンデンサは、積層セル6の上下面に、導電性ペースト9を介して端子板8を重ね、その外側に外装フィルム7を配置し、端子板8の一部が外部に取り出された電極端子10が形成された構造になっている。電気二重層コンデンサの製造時には、図3に示すように、上面及び底面の外装フィルムにあらかじめ成形加工を施し、凹部形状の成形加工を施した外装フィルム(ラミネートフィルム)7に、一次曲げ加工を施した端子板8を組み合わせる。次に、導電性ペースト9を塗布した二つの端子板8の間に積層セル6を挟み、外装フィルム7の周囲を圧着し、密封することで電気二重層コンデンサを作製する。   As shown in FIG. 3, an electric double layer capacitor is manufactured by using a laminated cell 6 in which a plurality of unit cells 5 are stacked in accordance with a predetermined voltage, providing an electrode terminal to be taken out, and applying an exterior. In order to easily attach the electric double layer capacitor to the substrate, a tape 11 for bending the electrode terminal 10 and fixing the electric double layer capacitor shown in FIG. As shown in FIGS. 3 (c) and 3 (d), an electric double layer capacitor having a conventional laminated exterior structure has a terminal plate 8 stacked on the upper and lower surfaces of the laminated cell 6 via a conductive paste 9, An exterior film 7 is arranged on the outside, and an electrode terminal 10 in which a part of the terminal plate 8 is taken out is formed. When manufacturing the electric double layer capacitor, as shown in FIG. 3, the exterior film on the top surface and the bottom surface is preliminarily molded, and the exterior film (laminate film) 7 that has been subjected to the concave shape molding process is subjected to primary bending. Combined terminal boards 8 are combined. Next, the laminated cell 6 is sandwiched between the two terminal plates 8 to which the conductive paste 9 is applied, and the periphery of the exterior film 7 is crimped and sealed to produce an electric double layer capacitor.

従来構造では、両端子板8に内部の積層セル6の厚さのおよそ半分に相当する一次曲げ加工分の厚さが製造上必要となる。また、内部の積層セル6を収納し、封止を安定化する外装フィルムを作製するために、電気二重層コンデンサの外形の上面及び底面に凹部形状に成形加工を施した外装フィルムが必要になる。このような従来のラミネート外装構造の電気二重層コンデンサは、特許文献1に開示されている。   In the conventional structure, the thickness of the primary bending process corresponding to about half of the thickness of the laminated cell 6 inside the terminal plates 8 is necessary for manufacturing. Moreover, in order to produce an exterior film that accommodates the internal laminated cell 6 and stabilizes the sealing, an exterior film in which a recess is formed on the top and bottom surfaces of the outer shape of the electric double layer capacitor is required. . An electric double layer capacitor having such a conventional laminated exterior structure is disclosed in Patent Document 1.

特開2002―170552号公報JP 2002-170552 A

上述した特許文献1では、片側一方からの端子取り出しの構造で、リード端子の曲げ加工を必要とし、片側一方の1辺から2箇所の電極端子を取り出す電極端子板の構造になっているので、電気二重層コンデンサを平面に置いた時の安定性が悪く、安定性を確保するための固定用テープを貼る必要があり、電気二重層コンデンサの背高が高くなるという問題があった。   In the above-mentioned Patent Document 1, the lead terminal is required to be bent from one side, and the lead terminal needs to be bent, and the electrode terminal plate has two electrode terminals from one side on one side. When the electric double layer capacitor is placed on a flat surface, the stability is poor, and it is necessary to apply a fixing tape for ensuring the stability, and there is a problem that the height of the electric double layer capacitor is increased.

本発明は、上述した問題を解決すべくなされたもので、その技術課題は、平面に置いた時の安定性に優れた薄型の電気二重層コンデンサを提供することである。   The present invention has been made to solve the above-described problems, and a technical problem thereof is to provide a thin electric double layer capacitor excellent in stability when placed on a flat surface.

上記目的を達成するための発明は、セパレータと前記セパレータを介して対向する一対の分極性電極と集電体および前記分極性電極の周囲に配置したガスケットからなる単位セル又は前記単位セルを積層した積層セルの外側に電極端子板および外装フィルムを配置する電気二重層コンデンサにおいて、主面の底面の側面部から底面の少なくとも2辺に、正負極合わせて3個所以上の電極端子を取り出した電気二重層コンデンサである。 Invention for achieving the above object, a laminate of unit cells or unit cells consisting of a gasket arranged around the pair of polarizable electrodes and the current collector and the polarizable electrode opposing each other via a separator and the separator In the electric double layer capacitor in which the electrode terminal plate and the exterior film are disposed outside the laminated cell, the electric double layer capacitor in which three or more electrode terminals are taken out from the side surface portion of the main surface to the at least two sides of the bottom surface, including positive and negative electrodes. It is a multilayer capacitor.

本発明は、セパレータとセパレータを介して対向する一対の分極性電極と集電体および分極性電極の周囲に配置したガスケットからなる単位セル又は単位セルを積層した積層セルの外側に電極端子板および外装フィルムを配置する電気二重層コンデンサにおいて、電気二重層コンデンサの主面の上面側に成形加工を施した凹部の形状を有した外装フィルムとその主面の底面側に成形加工を施さない平板状の外装フィルムを組み合わせて使用することで、その主面の底面の側面部から端子板の一部が外部に取り出される電極端子を3箇所以上取り出し、底面の少なくとも2辺から取り出した電気二重層コンデンサの電極構造である。   The present invention provides a unit cell comprising a separator and a pair of polarizable electrodes facing each other through the separator, a current collector, and a gasket disposed around the polarizable electrode, or an electrode terminal plate on the outside of a laminated cell in which unit cells are laminated, and In an electric double layer capacitor in which an outer film is disposed, an outer film having a recess shape formed on the upper surface side of the main surface of the electric double layer capacitor and a flat plate shape not subjected to molding processing on the bottom surface side of the main surface Electric double layer capacitor with three or more electrode terminals from which a part of the terminal plate is taken out from the side part of the bottom surface of the main surface, and taken out from at least two sides of the bottom surface. This is an electrode structure.

本発明によれば、電気二重層コンデンサにおける外形主面の底面の側部から端子板の一部が外部に取り出される電極端子を3箇所以上取り出し、その取り出し箇所は底面の少なくとも2辺以上から取り出す構造にすることで、電気二重層コンデンサを平面に置いた時の安定性を確保できる。また、電気二重層コンデンサの外形主面の上面側に凹部形状に成形加工を施した外装フィルムとその主面の底面側に成形加工を施さない平板状の外装フィルムを組み合わせて使用することで、安定性を確保するための固定用テープを貼る必要のない電気二重層コンデンサを可能とし、固定用テープに相当する厚さ分を薄くできるので、電気二重層コンデンサの実装時の背高が高くなるという問題点を解決できる。   According to the present invention, three or more electrode terminals from which a part of the terminal plate is taken out to the outside are taken out from the side portion of the bottom surface of the main outer shape of the electric double layer capacitor, and the taking-out points are taken out from at least two sides of the bottom surface. By adopting the structure, stability when the electric double layer capacitor is placed on a flat surface can be secured. In addition, by using a combination of an exterior film that has been molded into a concave shape on the upper surface side of the outer main surface of the electric double layer capacitor and a flat outer film that is not molded on the bottom surface side of the main surface, It is possible to make an electric double layer capacitor that does not need to be fixed with a fixing tape to ensure stability, and the thickness corresponding to the fixing tape can be reduced, so the height when mounting the electric double layer capacitor is increased. Can solve the problem.

本発明を実施するための最良の形態に係る電気二重層コンデンサを以下に図面を参照して詳細に説明する。   An electric double layer capacitor according to the best mode for carrying out the present invention will be described below in detail with reference to the drawings.

図1は、電気二重層コンデンサの単位セルの断面図である。図2は、電気二重層コンデンサの積層セルを示す模式図である。図4は、本発明を実施するための最良の形態に係るラミネート外装構造の電気二重層コンデンサ(実施例1)を示す図で、図4(a)は平面図、図4(b)は側面図、図4(c)は断面図、図4(d)は外装フィルムに端子板を組み合わせた状態を示す説明図、図4(e)は成形加工を施した外装フィルムに一次曲げ加工を施した端子板を組み合わせ状態を示す説明図である。   FIG. 1 is a cross-sectional view of a unit cell of an electric double layer capacitor. FIG. 2 is a schematic diagram showing a multilayer cell of an electric double layer capacitor. 4A and 4B are diagrams showing an electric double layer capacitor (Example 1) having a laminate outer structure according to the best mode for carrying out the present invention. FIG. 4A is a plan view, and FIG. 4B is a side view. 4 (c) is a cross-sectional view, FIG. 4 (d) is an explanatory view showing a state in which a terminal plate is combined with an exterior film, and FIG. 4 (e) is a diagram showing a primary bending process for a molded exterior film. It is explanatory drawing which shows the combined state of the terminal plate which carried out.

図5は、本発明を実施するための最良の形態に係るラミネート外装構造の電気二重層コンデンサ(実施例2)を示す図で、図5(a)は平面図、図5(b)は側面図、図5(c)は断面図、図5(d)は外装フィルムに端子板を組み合わせ状態を示す説明図、図5(e)は成形加工を施した外装フィルムに一次曲げ加工を施した端子板を組み合わせた状態を示す説明図である。   5A and 5B are diagrams showing an electric double layer capacitor (Example 2) having a laminate outer structure according to the best mode for carrying out the present invention, FIG. 5A is a plan view, and FIG. 5B is a side view. FIG. 5 (c) is a cross-sectional view, FIG. 5 (d) is an explanatory view showing a state in which the terminal board is combined with the exterior film, and FIG. 5 (e) is a primary bending process performed on the molded exterior film. It is explanatory drawing which shows the state which combined the terminal board.

本発明を実施するための最良の形態に係る電気二重層コンデンサの単位セルの構造は、従来と同じ構造のものが使用され、図1に示すように、電気二重層コンデンサの単位セル5は、電解質を添加した分極性電極1を多孔性で絶縁性のセパレータ2の両側に配置し、絶縁性のガスケット3で周囲を覆い、上下が集電体4で挟まれた構造である。図2に示すように、電気二重層コンデンサの単位セル5を複数積層して積層セル6を形成する。電気二重層コンデンサには、耐電圧に合わせて単位セル5を必要数だけ積層した積層セル6が用いられる。なお、耐電圧によっては、単位セル5を1層のみで用いても良い。   As the unit cell structure of the electric double layer capacitor according to the best mode for carrying out the present invention, the same structure as the conventional one is used. As shown in FIG. A polarizable electrode 1 to which an electrolyte is added is disposed on both sides of a porous and insulating separator 2, the periphery is covered with an insulating gasket 3, and the upper and lower sides are sandwiched between current collectors 4. As shown in FIG. 2, a plurality of unit cells 5 of the electric double layer capacitor are stacked to form a stacked cell 6. For the electric double layer capacitor, a stacked cell 6 in which a required number of unit cells 5 are stacked in accordance with the withstand voltage is used. Depending on the withstand voltage, the unit cell 5 may be used in only one layer.

分極性電極1は、椰子殻系に代表される活性炭と導電性を確保するためのカーボン及びバインダで構成され、電解質が添加されている。電解質には、希硫酸、水酸化カリウムなどの水溶液系の電解液やプロピレンカーボネート、γ−ブチロラクトンの電解液に第4級アンモニウム塩などの電解質塩を溶解させた有機系の電解液が好適である。ここでは、希硫酸の電解液を用いる。セパレータ2には、多孔質のポリテトラフルオロエチレン系フィルムが用いられる。集電体4は、導電性のゴムまたはエラストマが好適であり、ここでは、導電性オレフィン共重合体を用いる。セル内の絶縁を確保するためのガスケット3は、ブチルゴムや熱可塑性樹脂が好適で、ここでは、エチレンメタクリル酸共重合体樹脂を用いる。作製した単位セル5の寸法は18×30×0.225mmで、作製した単位セル5の寸法は18×30×0.225mmである。集電体4は、導電性のゴムまたはエラストマが好適であり、ここでは、導電性オレフィン共重合体を用いる。この単位セル5を6層積層して積層セル6を作製する。積層セル6の寸法は18×30×1.35mmである。   The polarizable electrode 1 is composed of activated carbon typified by a coconut shell system, carbon and a binder for ensuring conductivity, and an electrolyte is added thereto. The electrolyte is preferably an aqueous electrolyte such as dilute sulfuric acid or potassium hydroxide, or an organic electrolyte obtained by dissolving an electrolyte salt such as a quaternary ammonium salt in an electrolyte of propylene carbonate or γ-butyrolactone. . Here, an electrolytic solution of dilute sulfuric acid is used. For the separator 2, a porous polytetrafluoroethylene film is used. The current collector 4 is preferably a conductive rubber or elastomer, and here, a conductive olefin copolymer is used. The gasket 3 for ensuring insulation in the cell is preferably butyl rubber or a thermoplastic resin, and here, an ethylene methacrylic acid copolymer resin is used. The size of the produced unit cell 5 is 18 × 30 × 0.225 mm, and the size of the produced unit cell 5 is 18 × 30 × 0.225 mm. The current collector 4 is preferably a conductive rubber or elastomer, and here, a conductive olefin copolymer is used. Six unit cells 5 are stacked to produce a stacked cell 6. The dimension of the laminated cell 6 is 18 × 30 × 1.35 mm.

導電性ペースト16を厚さ0.01mmで塗布した端子板14および導電性ペースト19を厚さ0.01mmで塗布した端子板17は、錫メッキを施した厚さ0.1mmの銅板である。外装フィルム15およびあらかじめ積層セルの厚さに合わせ成形加工を施した外装フィルム18にこのような端子板を熱圧着で接着する。外装フィルム15および成形加工を施した外装フィルム18は、厚さ0.1mmのエチレンメタクリル酸共重合体樹脂、ポリエステル、アルミ箔、ナイロン樹脂から構成される4層構造のラミネートフィルムを用いる。   The terminal plate 14 coated with the conductive paste 16 with a thickness of 0.01 mm and the terminal plate 17 coated with the conductive paste 19 with a thickness of 0.01 mm are tin-plated copper plates with a thickness of 0.1 mm. Such a terminal plate is bonded by thermocompression bonding to the exterior film 15 and the exterior film 18 that has been previously molded according to the thickness of the laminated cell. As the exterior film 15 and the exterior film 18 subjected to the molding process, a four-layer laminate film composed of an ethylene methacrylic acid copolymer resin, polyester, aluminum foil, and nylon resin having a thickness of 0.1 mm is used.

より具体的に説明すると、先ず集電体4にガスケット3を熱圧着で貼り合わせたものを2枚作製する。平均粒径15μmの粉末状の椰子殻活性炭、平均粒径15μmの非球状カーボン、繊維径が0.1〜0.2μmの繊維状カーボン及びバインダの組成比を75:10:10:5の割合で配合し、泥しょうを作製する。この泥しょうをガスケット3の内側にある集電体の上面に塗布し、乾燥させ、分極性電極1を形成する。このように分極性電極1が塗布された集電体4を2枚作製する。   More specifically, first, two sheets of the current collector 4 bonded with the gasket 3 by thermocompression bonding are prepared. The composition ratio of powdery coconut shell activated carbon with an average particle diameter of 15 μm, non-spherical carbon with an average particle diameter of 15 μm, fibrous carbon with a fiber diameter of 0.1 to 0.2 μm and binder is 75: 10: 10: 5 Blend in to make mud. This mud is applied to the upper surface of the current collector inside the gasket 3 and dried to form the polarizable electrode 1. Two current collectors 4 to which the polarizable electrode 1 is applied in this way are produced.

次に、40wt%硫酸水溶液を分極性電極1上に添加する。この硫酸を添加したシートの1枚にセパレータ2を載せ、集電体4が外側になるように2枚のシートを貼り合わせ、ガスケット3を溶融させ、熱圧着で接着する。この方法で、単位セル5を6枚作製し、重ね合わせ、積層セル6とする。   Next, a 40 wt% sulfuric acid aqueous solution is added onto the polarizable electrode 1. The separator 2 is placed on one of the sheets to which sulfuric acid is added, the two sheets are bonded together so that the current collector 4 is on the outside, the gasket 3 is melted, and bonded by thermocompression bonding. With this method, six unit cells 5 are produced and stacked to form a stacked cell 6.

図4(c)、図4(d)に示すように、あらかじめ導電性ペーストを印刷で塗布し、乾燥する。導電性ペースト16,19を塗布した端子板14および電気二重層コンデンサの外形主面の底面から電極端子が取り出し出来るように一次曲げ加工が施された端子板17を外装フィルムの内面(エチレンメタクリル酸共重合体樹脂)に熱圧着し、外装フィルム体29,30を作製する。外装フィルム体29の導電性ペースト16部の上面に積層セル6を配置し、外装フィルム体30の導電性ペースト19部が導電性ペースト16部に向かい合うように積層セル6に接する方向に重ね合わせる。次に、上下の外装フィルム体である外装フィルム15および凹部の形状に成形加工を施した外装フィルム18の重なった部分を減圧条件で熱圧着し、密封することで電気二重層コンデンサを形成する。   As shown in FIG. 4C and FIG. 4D, a conductive paste is applied in advance by printing and dried. The terminal plate 14 coated with the conductive pastes 16 and 19 and the terminal plate 17 subjected to primary bending so that the electrode terminals can be taken out from the bottom surface of the outer main surface of the electric double layer capacitor are attached to the inner surface (ethylene methacrylic acid) of the outer film. The outer film bodies 29 and 30 are produced by thermocompression bonding to the copolymer resin). The laminated cell 6 is arranged on the upper surface of 16 parts of the conductive paste of the exterior film body 29, and is superposed in a direction in contact with the laminated cell 6 so that 19 parts of the conductive paste of the exterior film body 30 faces the 16 parts of the conductive paste. Next, the overlapping part of the exterior film 15 that is the upper and lower exterior film bodies and the exterior film 18 that has been molded into the shape of the recesses is thermocompression bonded under reduced pressure conditions and sealed to form an electric double layer capacitor.

また、図4および図5に示すように、電気二重層コンデンサの外形主面の底面の側部から端子板の一部が外部に取り出される電極端子を3箇所以上取り出し、底面の少なくとも2辺以上から取り出した端子板を3箇所に設置した。ここでは、端子板を3箇所設置したが、端子板の数は多いほど電気二重層コンデンサを平面に安定に固定できる。   Also, as shown in FIG. 4 and FIG. 5, take out three or more electrode terminals from which a part of the terminal plate is taken out from the side of the bottom surface of the main outer surface of the electric double layer capacitor, and at least two sides of the bottom surface The terminal board taken out from was installed in three places. Here, three terminal boards are installed. However, as the number of terminal boards increases, the electric double layer capacitor can be stably fixed on a flat surface.

本発明の実施例について、従来例と比較して図面にて詳細に説明する。   An embodiment of the present invention will be described in detail with reference to the drawings in comparison with a conventional example.

(実施例1および実施例2)
上述の本発明を実施するための最良の形態に係る電気二重層コンデンサと同様のものを使用し、同じ方法で積層セル6(図5参照)を作製した。次に、積層セル6の両側に厚さ0.01mmの導電性ペースト23,26塗布した厚さ0.1mmの錫メッキした銅製の端子板22,25を重ね合わせた。更に、積層セル6に端子板22,25を重ね合わせた状態で、両側に厚さ0.1mmのラミネートフィルム24および凹部の形状に成形加工したラミネートフィルム27を配置し、減圧条件下で外装フィルム24および外装フィルム27の重なった部分を熱圧着し、密封することで電気二重層コンデンサを形成した。なお、実施例1は図4に示すように、実施例2は図5に示すように、電気二重層コンデンサ主面の底面の側面部から端子板の一部が外部に取り出される電極端子を3箇所以上取り出し、底面の少なくとも2辺以上から取り出した端子板を3箇所に設置した。
(Example 1 and Example 2)
A multilayer cell 6 (see FIG. 5) was produced in the same manner using the same electric double layer capacitor as the above-described best mode for carrying out the present invention. Next, tin-plated copper terminal boards 22 and 25 having a thickness of 0.1 mm and conductive pastes 23 and 26 having a thickness of 0.01 mm applied to both sides of the laminated cell 6 were superposed. Further, with the terminal plates 22 and 25 superimposed on the laminated cell 6, a laminate film 24 having a thickness of 0.1 mm and a laminate film 27 molded into a concave shape are arranged on both sides, and an exterior film is formed under reduced pressure. The electric double layer capacitor was formed by thermocompressing the part which 24 and the exterior film 27 overlapped, and sealing. In Example 1, as shown in FIG. 4, in Example 2, as shown in FIG. 5, there are 3 electrode terminals from which a part of the terminal plate is taken out from the side surface of the bottom surface of the main surface of the electric double layer capacitor. The terminal board which took out more than a part and was taken out from at least 2 sides or more of the bottom face was installed in three places.

(従来例)
図3に示すように、従来例の電気二重層コンデンサを次のように作製した。従来例に使用した材料は、上述の本発明を実施するための最良の形態に係る電気二重層コンデンサと同様のものを使用し、同じ方法で積層セル6を作製した。次に、積層セル6の両側に厚さ0.01mmの導電性ペースト9を塗布した厚さ0.1mmの錫メッキした銅製の端子板8を重ね合わせた。更に、積層セル6に一次曲げ加工を施した端子板8を重ね合わせた状態で、両側に厚さ0.1mmの凹部33の形状に成形加工したラミネートフィルム7を配置し、減圧条件下で両側の外装フィルム7の重なった部分を熱圧着し、密封することで電気二重層コンデンサを形成した。その後、電気二重層コンデンサの底面に沿うように電極端子10に二次の曲げ加工を施した。また、電気二重層コンデンサの底面に厚み0.05mmの両面接着テープ11を接着した。
(Conventional example)
As shown in FIG. 3, a conventional electric double layer capacitor was fabricated as follows. The material used for the conventional example was the same as that of the electric double layer capacitor according to the best mode for carrying out the present invention described above, and the laminated cell 6 was produced by the same method. Next, a tin-plated copper terminal board 8 having a thickness of 0.1 mm and a conductive paste 9 having a thickness of 0.01 mm applied to both sides of the laminated cell 6 were superposed. Furthermore, in the state where the terminal plate 8 subjected to the primary bending process is superimposed on the laminated cell 6, the laminate film 7 molded into the shape of the recess 33 having a thickness of 0.1 mm is disposed on both sides, and both sides are subjected to a reduced pressure condition. The overlapping portion of the outer packaging film 7 was thermocompression bonded and sealed to form an electric double layer capacitor. Thereafter, the electrode terminal 10 was subjected to a secondary bending process along the bottom surface of the electric double layer capacitor. Further, a double-sided adhesive tape 11 having a thickness of 0.05 mm was bonded to the bottom surface of the electric double layer capacitor.

上述の方法で実施例1、実施例2および従来例の電気二重層コンデンサを各10個作製し、等価直列抵抗(ESR:Equivalent Series Resistance)、静電容量、厚さおよび基板と電極端子間距離測定を行った。ESRは、1kHz,10mVrmsの交流電圧を印加し、電流と位相差を測定することで求めた。静電容量は1Hz,10mVrmsの交流電圧を印加し、電流と位相差を測定することで求めた。厚さは、ノギスで測定した。基板と電極端子間距離は、投影機で測定した。   Ten electric double layer capacitors of Example 1, Example 2 and the conventional example were produced by the above-described method, respectively, and equivalent series resistance (ESR), capacitance, thickness, and distance between the substrate and the electrode terminal. Measurements were made. ESR was obtained by applying an alternating voltage of 1 kHz, 10 mVrms, and measuring the current and phase difference. The capacitance was determined by applying an alternating voltage of 1 Hz and 10 mVrms and measuring the current and phase difference. The thickness was measured with calipers. The distance between the substrate and the electrode terminal was measured with a projector.

実施例1、実施例2及び従来例の電気二重層コンデンサの測定結果を表1に示す。なお、ESR、静電容量、厚さおよび基板と電極端子間距離の測定値は、サンプル10個の測定平均値である。   Table 1 shows the measurement results of the electric double layer capacitors of Example 1, Example 2, and the conventional example. The measured values of ESR, capacitance, thickness, and distance between the substrate and the electrode terminal are measured average values of 10 samples.

Figure 0004566049
Figure 0004566049

実施例1、実施例2と従来例のESR、静電容量、厚さおよび基板との電極端子間距離を比較すると、厚さは実施例1が最も良好な値を示し、基板と電極端子間距離は実施例2が最も良好な値を示した。厚さ及び基板と電極端子間距離は、実施例1と実施例2の差はほとんどなく、従来例より良好な結果が得られた。また、実施例1と実施例2のESR及び静電容量は、従来例と同等の値であった。   When the ESR, capacitance, thickness, and distance between the electrode terminals of the substrate of Example 1 and Example 2 and the conventional example are compared, the thickness of Example 1 shows the best value, and between the substrate and the electrode terminal The distance of Example 2 was the best value. As for the thickness and the distance between the substrate and the electrode terminal, there was almost no difference between Example 1 and Example 2, and a better result than the conventional example was obtained. Further, the ESR and capacitance of Example 1 and Example 2 were the same values as in the conventional example.

電気二重層コンデンサを平面に安定に固定するための固定テープ分だけ実施例1および実施例2の厚さを薄く出来たことが、図3と図4および図5を比較するとわかる。基板と電極端子間距離は、凹部形状に成形加工した上面の外装フィルムと凹部形状に成形加工しない平板状の底面の外装フィルムを使用することで、電気二重層コンデンサの底面に沿って電極端子を取り出し可能となった。また、電極端子の取り出しを3個にすることで、平面に安定に固定するための固定テープなしで電気二重層コンデンサを基板に安定に設置出来るようになった。   It can be seen from comparison of FIGS. 3, 4, and 5 that the thicknesses of Example 1 and Example 2 can be reduced by the amount of the fixing tape for stably fixing the electric double layer capacitor to the plane. The distance between the substrate and the electrode terminal can be determined by using the outer packaging film on the top surface molded into the concave shape and the outer packaging film on the flat bottom surface not molded into the concave shape. It became possible to take out. Moreover, by taking out three electrode terminals, the electric double layer capacitor can be stably installed on the substrate without a fixing tape for stably fixing to the flat surface.

以上に示したように、本発明の実施例に係る電気二重層コンデンサは、薄型化を可能とし、平面に安定に固定するための固定テープおよび電極端子板の二次の曲げ加工無しで電気二重層コンデンサを基板に安定に設置できるという効果があることがわかる。また、従来例では平面に安定に固定するための固定テープ、電極端子板の二次の曲げ加工および従来構造で必要な両側の外装フィルムと端子板の前処理加工の工数がかるのに対して、本発明の実施例では、上面の外装フィルムと端子板の前処理加工の工数しかかからないので、加工費の低減も可能となる。   As described above, the electric double layer capacitor according to the embodiment of the present invention can be thinned, and the electric double layer capacitor can be thinned and the electric double layer capacitor can be stably fixed to a flat surface without secondary bending of the electrode terminal plate. It can be seen that there is an effect that the multilayer capacitor can be stably installed on the substrate. In addition, in the conventional example, the fixing tape for stably fixing to the flat surface, the secondary bending process of the electrode terminal board, and the man-hours for the pretreatment processing of the exterior film and the terminal board on both sides required in the conventional structure, In the embodiment of the present invention, only the number of man-hours for the pretreatment of the upper surface exterior film and the terminal board is required, so that the processing cost can be reduced.

ここでは、電気二重層コンデンサについて実施例を示したが、電気二重層コンデンサに限らず、電気化学素子を外装フィルムで成形する電子部品の薄型化に応用が可能である。   Here, although an example was shown about an electric double layer capacitor, it is applicable not only to an electric double layer capacitor but to thickness reduction of an electronic component which shape | molds an electrochemical element with an exterior film.

電気二重層コンデンサの単位セルの断面図。Sectional drawing of the unit cell of an electric double layer capacitor. 電気二重層コンデンサの積層セルを示す模式図。The schematic diagram which shows the lamination cell of an electric double layer capacitor. 従来例におけるラミネート外装構造の電気二重層コンデンサを示す図。図3(a)は平面図。図3(b)は側面図。図3(c)は断面図。図3(d)は成形加工を施した外装フィルムに一次曲げ加工済み端子板を組み合わせた状態を示す説明図。図3(e)は成形加工を施した外装フィルムの状態を示す説明図。The figure which shows the electric double layer capacitor of the laminated exterior structure in a prior art example. FIG. 3A is a plan view. FIG. 3B is a side view. FIG. 3C is a cross-sectional view. FIG.3 (d) is explanatory drawing which shows the state which combined the terminal board after the primary bending process with the exterior film which gave the shaping | molding process. FIG.3 (e) is explanatory drawing which shows the state of the exterior film which gave the shaping | molding process. 本発明を実施するための最良の形態に係るラミネート外装構造の電気二重層コンデンサ(実施例1)を示す図。図4(a)は平面図。図4(b)は側面図。図4(c)は断面図。図4(d)は本発明を実施するための最良の形態に係るラミネート外装構造の電気二重層コンデンサ(実施例1)の外装フィルムに端子板を組み合わせた状態を示す説明図。図4(e)は成形加工を施した外装フィルムに一次曲げ加工を施した端子板を組み合わせ状態を示す説明図。The figure which shows the electric double layer capacitor (Example 1) of the laminate exterior structure which concerns on the best form for implementing this invention. FIG. 4A is a plan view. FIG. 4B is a side view. FIG. 4C is a cross-sectional view. FIG.4 (d) is explanatory drawing which shows the state which combined the terminal board with the exterior film of the electrical double layer capacitor (Example 1) of the laminate exterior structure which concerns on the best form for implementing this invention. FIG.4 (e) is explanatory drawing which shows the combined state of the terminal board which gave the primary bending process to the exterior film which gave the shaping | molding process. 本発明を実施するための最良の形態に係るラミネート外装構造の電気二重層コンデンサ(実施例2)を示す図。図5(a)は平面図。図5(b)は側面図。図5(c)は断面図。図5(d)は外装フィルムに端子板を組み合わせた状態を示す説明図。図5(e)は成形加工を施した外装フィルムに一次曲げ加工を施した端子板を組み合わせた状態を示す説明図。The figure which shows the electric double layer capacitor (Example 2) of the laminate exterior structure which concerns on the best form for implementing this invention. FIG. 5A is a plan view. FIG. 5B is a side view. FIG.5 (c) is sectional drawing. FIG.5 (d) is explanatory drawing which shows the state which combined the terminal board with the exterior film. FIG.5 (e) is explanatory drawing which shows the state which combined the terminal board which gave the primary bending process to the exterior film which gave the shaping | molding process.

符号の説明Explanation of symbols

1 分極性電極
2 セパレータ
3 ガスケット
4 集電体
5 単位セル
6 積層セル
7,18,27 (成形加工を施した)外装フィルム(ラミネートフィルム)
8,17,22 (一次曲げ加工済み)端子板
9,16,19,23,26 導電性ペースト
10 電極端子(二次曲げ加工)
11 (製品固定用)テープ
12,13,20,21 電極端子
14,22,25 端子板
15,24 外装フィルム(ラミネートフィルム)
28,29,30,31,32 外装フィルム体
33,34,35 成形加工凹部
1 Polarized electrode 2 Separator 3 Gasket 4 Current collector 5 Unit cell 6 Laminated cell 7, 18, 27 (molded) exterior film (laminate film)
8, 17, 22 (primary bending process completed) terminal plate 9, 16, 19, 23, 26 conductive paste 10 electrode terminal (secondary bending process)
11 (For product fixing) Tape 12, 13, 20, 21 Electrode terminal 14, 22, 25 Terminal plate 15, 24 Exterior film (laminate film)
28, 29, 30, 31, 32 Exterior film body 33, 34, 35 Molding recess

Claims (1)

セパレータと前記セパレータを介して対向する一対の分極性電極と集電体および前記分極性電極の周囲に配置したガスケットからなる単位セル又は前記単位セルを積層した積層セルの外側に電極端子板および外装フィルムを配置する電気二重層コンデンサにおいて、主面の底面の側面部から底面の少なくとも2辺に、正負極合わせて3個所以上の電極端子を取り出したことを特徴とする電気二重層コンデンサ。   A unit cell composed of a separator and a pair of polarizable electrodes facing each other through the separator, a current collector, and a gasket disposed around the polarizable electrode, or an electrode terminal plate and an exterior outside the laminated cell in which the unit cells are laminated An electric double layer capacitor in which a film is disposed, wherein at least two electrode terminals including positive and negative electrodes are taken out from at least two sides of the bottom surface of the main surface to at least two sides of the bottom surface.
JP2005106343A 2005-04-01 2005-04-01 Electric double layer capacitor Active JP4566049B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005106343A JP4566049B2 (en) 2005-04-01 2005-04-01 Electric double layer capacitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005106343A JP4566049B2 (en) 2005-04-01 2005-04-01 Electric double layer capacitor

Publications (2)

Publication Number Publication Date
JP2006287039A JP2006287039A (en) 2006-10-19
JP4566049B2 true JP4566049B2 (en) 2010-10-20

Family

ID=37408588

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005106343A Active JP4566049B2 (en) 2005-04-01 2005-04-01 Electric double layer capacitor

Country Status (1)

Country Link
JP (1) JP4566049B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5645116B2 (en) * 2010-09-30 2014-12-24 イビデン株式会社 Storage package structure, electrochemical device, and electrochemical module

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002008630A (en) * 2000-06-16 2002-01-11 Tdk Corp Electrochemical device
JP2002170552A (en) * 2000-12-01 2002-06-14 Nec Corp Electricity storage element and method for manufacturing the same
JP2003124078A (en) * 2001-10-09 2003-04-25 Nissan Diesel Motor Co Ltd Electric double layer capacitor
JP2003297700A (en) * 2002-03-29 2003-10-17 Meidensha Corp Electric double-layer capacitor and its manufacturing method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002008630A (en) * 2000-06-16 2002-01-11 Tdk Corp Electrochemical device
JP2002170552A (en) * 2000-12-01 2002-06-14 Nec Corp Electricity storage element and method for manufacturing the same
JP2003124078A (en) * 2001-10-09 2003-04-25 Nissan Diesel Motor Co Ltd Electric double layer capacitor
JP2003297700A (en) * 2002-03-29 2003-10-17 Meidensha Corp Electric double-layer capacitor and its manufacturing method

Also Published As

Publication number Publication date
JP2006287039A (en) 2006-10-19

Similar Documents

Publication Publication Date Title
JP4495751B2 (en) Method for manufacturing electrochemical device
US6426865B2 (en) Electric double layer capacitor
JP4753369B2 (en) Stacked electrochemical device
JP4864427B2 (en) Manufacturing method of electric double layer capacitor
JP3953327B2 (en) Batteries and electric double layer capacitors
KR20160126870A (en) Outer covering for storage device and storage device
CN105210229A (en) Energy storage structures and fabrication methods thereof
US20040233613A1 (en) Electric double layer capacitor and electric double layer capacitor stacked body
US20100214721A1 (en) Electric double layer capacitor package
JP2001217165A (en) Electric double-layer capacitor and its manufacturing method
JP5240629B2 (en) Electric double layer capacitor package and manufacturing method thereof
JP4566049B2 (en) Electric double layer capacitor
WO2006064837A1 (en) Electric double layer capacitor
KR20070040954A (en) Ultra-thin electric double layer capacitor and method for manufacturing the same
JPWO2016140026A1 (en) Electric double layer capacitor
JP2006049670A (en) Electrochemical element
JPWO2013094423A1 (en) Power storage device
JP2010003773A (en) Electric double layer capacitor
JP2006294735A (en) Electric double-layer capacitor
JP2010034120A (en) Electric double-layer capacitor
JP2006041009A (en) Electrochemical element
KR100644528B1 (en) Method for manufacturing stack type electric double layer capacitor
JP5889521B2 (en) Electric double layer capacitor and manufacturing method thereof
TWI723680B (en) Power storage device and power storage device group structure
JP4138443B2 (en) Electrochemical capacitor and method for producing electrochemical capacitor

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20070112

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071010

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100428

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100609

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100728

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100803

R150 Certificate of patent or registration of utility model

Ref document number: 4566049

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130813

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140813

Year of fee payment: 4

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250