JP4539413B2 - Structure of capacitive sensor - Google Patents

Structure of capacitive sensor Download PDF

Info

Publication number
JP4539413B2
JP4539413B2 JP2005116167A JP2005116167A JP4539413B2 JP 4539413 B2 JP4539413 B2 JP 4539413B2 JP 2005116167 A JP2005116167 A JP 2005116167A JP 2005116167 A JP2005116167 A JP 2005116167A JP 4539413 B2 JP4539413 B2 JP 4539413B2
Authority
JP
Japan
Prior art keywords
substrate
island
sensor
shaped separation
glass substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005116167A
Other languages
Japanese (ja)
Other versions
JP2006295006A (en
Inventor
浩司 境
敦史 石上
英一 古久保
良介 飯井
純久 福田
澄夫 赤井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Electric Works Co Ltd
Original Assignee
Panasonic Corp
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Works Ltd filed Critical Panasonic Corp
Priority to JP2005116167A priority Critical patent/JP4539413B2/en
Publication of JP2006295006A publication Critical patent/JP2006295006A/en
Application granted granted Critical
Publication of JP4539413B2 publication Critical patent/JP4539413B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Description

本発明は、加速度センサやジャイロセンサのような物理量センサであって、特に、固定電極と可動電極との間の静電容量から物理量を検出する静電容量型センサの構造に関する。   The present invention relates to a physical quantity sensor such as an acceleration sensor or a gyro sensor, and more particularly to a structure of a capacitive sensor that detects a physical quantity from a capacitance between a fixed electrode and a movable electrode.

従来より、静電容量型センサとして、ガラス基板の形成された固定電極と、この固定電極に対向して半導体基板に形成された可動電極との電極間隔が、外部圧力により変位にして生ずる容量変化を利用して加速度等の物理量を検出する静電容量型センサが広く利用されている。   Conventionally, as a capacitance type sensor, a capacitance change caused by displacement of an electrode interval between a fixed electrode formed on a glass substrate and a movable electrode formed on a semiconductor substrate facing the fixed electrode by external pressure. Capacitance sensors that detect physical quantities such as acceleration by using are widely used.

このようなセンサでは、長期にわたり気密性を保持でき、腐食ガス雰囲気中で使用された場合でも、センサ内部の静電容量を形成する可動電極や固定電極を保護することが必要とされると共に、静電容量の変化で物理量を検出するため、センサの構造として、できるだけ寄生容量の発生の少ない構造が望まれる。   In such a sensor, airtightness can be maintained over a long period of time, and even when used in a corrosive gas atmosphere, it is necessary to protect the movable electrode and fixed electrode that form the capacitance inside the sensor, Since a physical quantity is detected by a change in capacitance, a sensor structure that generates as little parasitic capacitance as possible is desired.

このような従来の静電容量方式センサの構成として、特許文献1に示されるように、ガラスホールの片側にシリコン基板で蓋をした後、真空中で接合する方法が知られている。この従来の静電容量式センサの接合方法では、蓋板を別途シリコン基板にエッチングにより形成し、このシリコン基板に形成された蓋板でガラス基板のガラスホールを密閉後、さらにエッチングにより、このシリコン基板の蓋板以外の不要部分を除去する必要があり、工程が複雑で時間とコストが掛かるという問題あった。   As a configuration of such a conventional capacitance type sensor, as shown in Patent Document 1, a method is known in which a glass hole is covered with a silicon substrate and then bonded in a vacuum. In this conventional capacitive sensor joining method, a lid plate is separately formed on a silicon substrate by etching, and after sealing the glass hole of the glass substrate with the lid plate formed on the silicon substrate, the silicon substrate is further etched. Unnecessary portions other than the cover plate of the substrate need to be removed, and the process is complicated and takes time and cost.

また、特許文献2に示されるように、半導体基板に形成される重り部を支持する支持部内に、支持部と電気的に分離された独立領域を設け、支持部の両面に接合された固定基板に独立領域と対向させて接続孔を設け、各接続孔は独立領域と接合させることによって封止され、重り部等の密閉空間の気密性を保って、可動電極や固定電極の引き出し線をセンサの外部へ取り出す容量型加速度センサが知られている。しかしながら、このセンサの構成においては、一度のエッチングで完全に独立領域を分離する構成が取れないため、先ず、半導体基板において、重り部や独立領域がばらばらにならないように、一度エッチングで完全に分離されていない状態の重り部や独立領域等を形成し、その後、この半導体基板の一方の表面に固定基板を接合して重り部や独立領域等を一旦固定し、再度、固定基板を接合した面と反対側の面から半導体基板に2度目のエッチング処理をし、支持部から重り部や、独立領域を電気的に分離形成する必要があった。従って、エッチング処理が2度も必要であり、処理工程を複雑化し、時間と精度を要するという問題があった。
特許第2772111号公報 特開平7−245417号公報
Moreover, as shown in Patent Document 2, a fixed substrate that is provided with an independent region electrically separated from the support portion in the support portion that supports the weight portion formed on the semiconductor substrate, and is bonded to both surfaces of the support portion. A connection hole is provided opposite to the independent region, and each connection hole is sealed by being joined to the independent region. The airtightness of the sealed space such as the weight portion is maintained, and the lead wire of the movable electrode or the fixed electrode is used as a sensor. There is known a capacitive acceleration sensor that is taken out from the outside. However, in this sensor configuration, it is not possible to completely separate the independent regions by a single etching. Therefore, first, the semiconductor substrate is completely separated by etching once so that the weights and independent regions are not separated. The surface where the weighted portion, the independent region, etc. not formed are formed, and then the fixed substrate is bonded to one surface of the semiconductor substrate to temporarily fix the weighted portion, the independent region, etc., and the fixed substrate is joined again. It was necessary to etch the semiconductor substrate for the second time from the opposite surface to electrically separate the weight portion and the independent region from the support portion. Therefore, the etching process is required twice, which complicates the processing process and requires time and accuracy.
Japanese Patent No. 2772111 JP-A-7-245417

本発明は、上記の問題を解決するためになされたものであり、本発明は、上記のような2度のエッチングによる蓋の形成を行わずに、1回のエッチングで簡便に密閉構造のセンサチップのパターンを形成することができ、製造プロセスが簡単で信頼性の高い静電容量型センサの構造を提供することを目的とする。   The present invention has been made to solve the above problems, and the present invention provides a sensor with a sealed structure that can be easily formed by a single etching without forming a lid by the above-described two etchings. An object of the present invention is to provide a capacitive sensor structure that can form a chip pattern, has a simple manufacturing process, and has high reliability.

上記目的を達成するために請求項1の発明は、固定電極が形成されるガラス基板と可動電極が形成される半導体基板を備え、前記ガラス基板に設けられた貫通穴を通して前記各電極からの配線の引き出しを行う静電容量型センサの構造において、前記半導体基板に、絶縁層を介在して接合された上側Si基板及び下側Si基板を有するSOI(Silicon on insulator)ウエハ基板を使用し、前記上側Si基板に、該Si基板から電気的に分離された島状分離部を形成し、前記半導体基板と前記ガラス基板とを陽極接合することにより前記ガラス基板の貫通穴を密閉すると共に、前記島状分離部と前記固定電極の配線との電気的接続を行い、前記島状分離部の裏面にある下側Si基板の一部を絶縁層まで除去したしたものである。 In order to achieve the above object, the invention of claim 1 comprises a glass substrate on which a fixed electrode is formed and a semiconductor substrate on which a movable electrode is formed, and wiring from each electrode through a through hole provided in the glass substrate. In the structure of the capacitance type sensor that pulls out, an SOI (Silicon on Insulator) wafer substrate having an upper Si substrate and a lower Si substrate bonded to each other through an insulating layer is used as the semiconductor substrate. Forming an island-shaped separation portion electrically separated from the Si substrate on the upper Si substrate, and anodic bonding the semiconductor substrate and the glass substrate to seal a through hole in the glass substrate; there row electrical connection between the wiring of the fixed electrode and Jo separation unit, a portion of the lower Si substrate on the back of the island-like isolation portion obtained by removing to the insulating layer That.

請求項の発明は、請求項1に記載の静電容量型センサの構造において、前記島状分離部の裏面にある下側Si基板を前記島状分離部の大きさより大きな面積で除去し、前記島状分離部を下側Si基板から分離したものである。 According to a second aspect of the present invention, in the structure of the capacitive sensor according to the first aspect, the lower Si substrate on the back surface of the island-shaped separation portion is removed in an area larger than the size of the island-shaped separation portion, The island-shaped separation part is separated from the lower Si substrate.

請求項の発明は、請求項1又は請求項に記載の静電容量型センサの構造において、前記貫通穴の下部にある島状分離部に対し、前記ガラス基板の外部より直接ワイヤボンディングを含む電気的な配線を形成したものである。 According to a third aspect of the present invention, in the structure of the capacitive sensor according to the first or second aspect , wire bonding is directly performed from the outside of the glass substrate to the island-shaped separation portion at the lower portion of the through hole. The electrical wiring including is formed.

請求項の発明は、請求項1乃至請求項のいずれかに記載の静電容量型センサの構造において、前記SOI基板の裏面に保護用ガラス基板を接合したものである。 According to a fourth aspect of the present invention, in the structure of the capacitive sensor according to any one of the first to third aspects, a protective glass substrate is bonded to the back surface of the SOI substrate.

請求項1の発明によれば、ガラス基板の貫通穴の密閉と同時に、島状分離部と固定電極の配線との電気的接続を行うことができる。従って、センサ内部の気密状態を保ったまま、固定電極からの電気的に独立した配線の外部への取り出しが容易に行え、信頼性の高い、コンパクトな静電容量型センサを得ることができる。 According to the first aspect of the present invention, the electrical connection between the island-shaped separation portion and the wiring of the fixed electrode can be performed simultaneously with the sealing of the through hole of the glass substrate. Therefore, it is possible to easily take out the electrically independent wiring from the fixed electrode to the outside while keeping the airtight state inside the sensor, and it is possible to obtain a highly reliable and compact capacitive sensor.

また、島状分離部の裏面にある下側Si基板の一部が絶縁層まで除去されるので、絶縁層を介して発生する島状分離部と下側Si基板間の寄生容量が削減され、島状分離部と、それ以外の上側Si基板間の寄生容量も削減される。これにより、固定電極からの配線が接続される島状分離部と可動電極が形成される上側Si基板間に生じる寄生容量、即ち、固定電極と可動電極間の寄生容量を低減することができ、センサの感度と感度特性の直線性を向上することができる。 Moreover , since a part of the lower Si substrate on the back surface of the island-shaped isolation portion is removed up to the insulating layer, the parasitic capacitance between the island-shaped isolation portion and the lower Si substrate generated through the insulating layer is reduced, Parasitic capacitance between the island-shaped isolation portion and the other upper Si substrate is also reduced. Thereby, it is possible to reduce the parasitic capacitance generated between the island-shaped separation portion to which the wiring from the fixed electrode is connected and the upper Si substrate on which the movable electrode is formed, that is, the parasitic capacitance between the fixed electrode and the movable electrode, The linearity of the sensitivity and sensitivity characteristic of the sensor can be improved.

請求項の発明によれば、島状分離部の裏側に下側Si基板が存在しないため、島状分離部と、それ以外の上側Si基板間の寄生容量をほぼ無視できるため、寄生容量の影響をほぼ完全に除くことができる。 According to the second aspect of the present invention, since there is no lower Si substrate on the back side of the island-shaped isolation portion, the parasitic capacitance between the island-shaped isolation portion and the other upper Si substrate can be almost ignored. The effect can be almost completely eliminated.

請求項の発明によれば、上側Si基板の電極に直接、ボンディングして信号を取り出すことができるので、配線を取り出すための接続回数が少なくなり、電極の引き出しの信頼性を向上することができる。 According to the invention of claim 3 , since signals can be taken out by bonding directly to the electrodes of the upper Si substrate, the number of connections for taking out the wiring is reduced, and the reliability of drawing out the electrodes can be improved. it can.

請求項の発明によれば、裏面に保護用ガラス基板を接合することにより、センサの支持が強化され、また、島状分離部の裏側の下側Si基板や絶縁層の存在しない部分では、この保護用ガラス基板により、ほぼ完全に密封されるので、外部環境の影響を排除でき、センサのデバイスとしての信頼性をさらに向上することができる。 According to the invention of claim 4 , the support of the sensor is strengthened by bonding the protective glass substrate to the back surface, and the lower Si substrate on the back side of the island-shaped separation part and the portion where the insulating layer does not exist, Since the protective glass substrate is almost completely sealed, the influence of the external environment can be eliminated, and the reliability of the sensor as a device can be further improved.

以下、本発明の第1の実施形態に係る静電容量型センサの構造について図1乃至図6を参照して説明する。図1、図2は、本実施形態の静電容量型センサ10a(以下、センサと略す)の構造を示す。   Hereinafter, the structure of the capacitive sensor according to the first embodiment of the present invention will be described with reference to FIGS. 1 and 2 show the structure of a capacitive sensor 10a (hereinafter abbreviated as a sensor) according to the present embodiment.

図1、図2において、センサ10aは、可動電極6aの形成されたSOI(Silicon on insulator)ウエハ(以下、SOI基板と略す)のセンサチップ1b(図3(b)参照)と、固定電極9の形成されたガラス基板8により構成される。センサチップ1bは、絶縁体のSiOよりなる絶縁層3を介在して接合された活性層となる上側Si基板2と、支持基板となる下側Si基板4とから構成され、可動電極6aは、センサチップ1bの上側Si基板2に形成される。ガラス基板8には、可動電極6aに対向する面に固定電極9と、固定電極9と可動電極6aとからの電気信号をそれぞれ外部に取り出すための貫通孔11a、11bとが形成され、固定電極9から引き出し線12が外部への配線となる金属膜11cを有する貫通孔11aの近傍に導かれる。このガラス基板8とセンサチップ1bは、陽極接合により、精度よく接合される。この接合により、引き出し線12と上側Si基板2に電気的に分離して形成された島状分離部15が凹状の窪み14に配置される金属接触部13を介して電気的に接続されると共に、この島状分離部15が貫通孔11aを密閉する形で貫通孔11aの内壁に形成された金属膜11cと接合される。さらに、この金属膜11cがガラス基板8上面に形成された金属パターンから成る外部接続端子17aに接続されて固定電極からの信号が外部に取り出される。同様に、別の貫通孔11bの内壁の金属膜を経て可動電極6aからの信号もガラス基板8上面に形成された別の金属パターンから成る外部接続端子17bより取り出される。この取り出された可動電極6aと固定電極9間の静電容量変化により、加速度等の物理量が検出される。 1 and 2, the sensor 10a includes a sensor chip 1b (refer to FIG. 3B) of an SOI (Silicon on Insulator) wafer (hereinafter abbreviated as SOI substrate) on which the movable electrode 6a is formed, and a fixed electrode 9. It is comprised by the glass substrate 8 in which these were formed. The sensor chip 1b is composed of an upper Si substrate 2 serving as an active layer bonded via an insulating layer 3 made of an insulating SiO 2 and a lower Si substrate 4 serving as a support substrate. The upper Si substrate 2 of the sensor chip 1b is formed. The glass substrate 8 is provided with a fixed electrode 9 on the surface facing the movable electrode 6a and through holes 11a and 11b for taking out electric signals from the fixed electrode 9 and the movable electrode 6a to the outside. The lead wire 12 is led from 9 to the vicinity of the through hole 11a having the metal film 11c serving as the wiring to the outside. The glass substrate 8 and the sensor chip 1b are bonded with high accuracy by anodic bonding. By this joining, the island-shaped separating portion 15 formed by electrically separating the lead wire 12 and the upper Si substrate 2 is electrically connected via the metal contact portion 13 disposed in the concave recess 14. The island-shaped separation portion 15 is joined to the metal film 11c formed on the inner wall of the through hole 11a so as to seal the through hole 11a. Further, the metal film 11c is connected to an external connection terminal 17a made of a metal pattern formed on the upper surface of the glass substrate 8, and a signal from the fixed electrode 9 is taken out to the outside. Similarly, the signal from the movable electrode 6a is also taken out from the external connection terminal 17b made of another metal pattern formed on the upper surface of the glass substrate 8 through the metal film on the inner wall of another through-hole 11b. A physical quantity such as acceleration is detected by the capacitance change between the extracted movable electrode 6a and the fixed electrode 9.

図3は、図2に示されたセンサ10aのセンサチップ1bを形成する半導体基板と、この半導体基板に可動部が形成された各センサチップの構成を示す。図3(a)は、本実施形態に使用する半導体基板のSOI基板1aの構成を示し、(b)は、センサの検知部となるセンサチップ1bを示し、このセンサチップ1bは、SOI基板1aに形成された可動部としてダイヤフラムを有する可動電極6aを備えている。(c)は、上記とは別のセンサチップ1cを示し、このセンサチップ1cは、可動部として重錘体部6cを有する可動電極6bを備えている。   FIG. 3 shows a configuration of a semiconductor substrate on which the sensor chip 1b of the sensor 10a shown in FIG. 2 is formed and each sensor chip on which a movable portion is formed on the semiconductor substrate. FIG. 3A shows a configuration of an SOI substrate 1a which is a semiconductor substrate used in the present embodiment, and FIG. 3B shows a sensor chip 1b serving as a sensor detection unit. The sensor chip 1b is an SOI substrate 1a. A movable electrode 6a having a diaphragm is provided as a movable portion formed on the substrate. (C) shows a sensor chip 1c different from the above, and this sensor chip 1c includes a movable electrode 6b having a weight body portion 6c as a movable portion.

上記可動電極6aは、その裏面の下側Si基板4に空洞7aを有し、ダイヤフラムを形成してる。また、可動電極6bは、梁に支持され加速度により変位する重錘体部6cと一体に形成され、重錘体部6cは、空洞7bにより下側Si基板4から分離されている。そして、可動電極6a又は6bは、ともにSOI基板を用いているので、絶縁層3により下側Si基板4から電気的に分離され、静電容量型センサの片側の電極として形成される。なお、これら可動電極6a及び6bは、可動電極として基本的に同じ作用を有するので、ここでは、可動電極6aについてのみ説明し、可動電極6bについての説明は省略する。   The movable electrode 6a has a cavity 7a in the lower Si substrate 4 on the back surface thereof to form a diaphragm. The movable electrode 6b is formed integrally with a weight body portion 6c supported by a beam and displaced by acceleration, and the weight body portion 6c is separated from the lower Si substrate 4 by a cavity 7b. Since both of the movable electrodes 6a or 6b use SOI substrates, they are electrically separated from the lower Si substrate 4 by the insulating layer 3 and are formed as electrodes on one side of the capacitive sensor. Since the movable electrodes 6a and 6b basically have the same function as the movable electrode, only the movable electrode 6a will be described here, and the description of the movable electrode 6b will be omitted.

図4(a)、(b)は、図3(b)に示されたセンサチップ1bに、金属接触部13と凹状の窪み14が形成された状態を示す。このセンサチップ1bの可動電極6aの上方には、静電容量ギャップ5(以下、容量ギャップと略す)が形成されている。そして、この容量ギャップ5の空洞の一端から、凹状の窪み14が、図2に示したガラス基板8の貫通穴11aと対向する部分の近傍まで形成されている。この窪み14の配置は、上側Si基板2にガラス基板8を張り合わせた場合に、図2に示した固定電極9の引き出し線12が、この窪み14の上を通るように構成されている。これにより、引き出し線12と上側Si基板2との短絡を防止することができる。また、窪み14の終端部には、引き出し線12と接合するための金属接触部13が形成され、この金属接触部13は、アルミ等の金属材料により構成され上側Si基板2と電気的に導通されている。   4A and 4B show a state in which the metal contact portion 13 and the concave depression 14 are formed on the sensor chip 1b shown in FIG. 3B. A capacitance gap 5 (hereinafter abbreviated as a capacitance gap) is formed above the movable electrode 6a of the sensor chip 1b. A concave recess 14 is formed from one end of the cavity of the capacity gap 5 to the vicinity of the portion facing the through hole 11a of the glass substrate 8 shown in FIG. The depression 14 is arranged such that the lead wire 12 of the fixed electrode 9 shown in FIG. 2 passes over the depression 14 when the glass substrate 8 is bonded to the upper Si substrate 2. Thereby, a short circuit between the lead wire 12 and the upper Si substrate 2 can be prevented. Further, a metal contact portion 13 for joining to the lead wire 12 is formed at the end portion of the recess 14, and the metal contact portion 13 is made of a metal material such as aluminum and is electrically connected to the upper Si substrate 2. Has been.

図5(a)、(b)は、図4のセンサチップ1bに、さらに金属接触部13を分離する島状分離部15が形成された状態を示す。上側Si基板2は、金属接触部13を含み貫通穴11aと対向する上側Si基板2の周囲をSi基板の深堀エッチングにより、絶縁層3までエッチングされ、上側Si基板2内に島状に分離された島状分離部15が形成されている。この島状分離部15は、エッチングによる分離溝16により、周囲の上側Si基板2から電気的に分離されている。   FIGS. 5A and 5B show a state in which island-shaped separation portions 15 for separating the metal contact portions 13 are further formed on the sensor chip 1b of FIG. The upper Si substrate 2 is etched to the insulating layer 3 by deep etching of the Si substrate around the upper Si substrate 2 including the metal contact portion 13 and facing the through hole 11a, and is separated into islands in the upper Si substrate 2 An island-shaped separation portion 15 is formed. This island-shaped separation portion 15 is electrically separated from the surrounding upper Si substrate 2 by a separation groove 16 by etching.

また、図6(a)、(b)は、上述の図1及び図2に示したセンサ10aのガラス基板8の構成を示す。ガラス基板8は、センサ10aの可動電極6aと静電容量を形成する一方の電極となる固定電極9を備え、この固定電極9は、図2に示した容量ギャップ5を挟んで上側Si基板2と対向するように配置される。また、ガラス基板8には、2箇所以上の貫通穴11a、11b等が可動電極6aや固定電極9等からの配線引き出し用として設けられている。固定電極9は、金属薄膜を蒸着、又はスパッタにより0.1〜1μmの厚さに成膜後、エッチング等により所定の大きさに形成され、この固定電極9からは、貫通穴11aの近傍まで延ばされた引き出し線12が形成されている。また、貫通穴11a又は11bの内壁には、金属膜11cが形成され、この金属膜11cは、固定電極9や可動電極6aの引き出し用の配線となり、ガラス基板8の表面に形成された外部接続端子17a又は17bに接続されセンサ信号が外部に取り出される。   FIGS. 6A and 6B show the configuration of the glass substrate 8 of the sensor 10a shown in FIGS. 1 and 2 described above. The glass substrate 8 includes a movable electrode 6a of the sensor 10a and a fixed electrode 9 serving as one electrode for forming a capacitance. The fixed electrode 9 is arranged on the upper Si substrate 2 with the capacitance gap 5 shown in FIG. It arrange | positions so that it may oppose. Further, the glass substrate 8 is provided with two or more through holes 11a, 11b and the like for drawing out the wiring from the movable electrode 6a, the fixed electrode 9 and the like. The fixed electrode 9 is formed to a predetermined size by etching or the like after depositing a metal thin film to a thickness of 0.1 to 1 μm by vapor deposition or sputtering, and from this fixed electrode 9 to the vicinity of the through hole 11a. An extended lead wire 12 is formed. In addition, a metal film 11c is formed on the inner wall of the through hole 11a or 11b. This metal film 11c serves as a lead-out wiring for the fixed electrode 9 and the movable electrode 6a, and an external connection formed on the surface of the glass substrate 8. Connected to the terminal 17a or 17b, the sensor signal is extracted outside.

上記図1乃至図6に示された構成の第1の実施形態に係るセンサ10aによれば、ガラス基板8を上側Si基板2に張り合わせて陽極接合されるので、ガラス基板8と上側Si基板2がそれらの周辺において精密に接合されて密閉される。この時、ガラス基板8の引き出し線12と上側Si基板2の金属接触部13が接合されると共に、上側Si基板2の島状分離部15が、ガラス基板8の金属成膜された貫通穴11aを完全に塞ぐ形で貫通穴11aと物理的かつ電気的に接合される。そして、固定電極9の引き出し線12が上側Si基板2の金属接触部13と電気的に接続されるので、固定電極9と島状分離部15が電気的に接続され、貫通穴11aを通してガラス基板8の表面の外部接続端子17aより、固定電極9からの信号を取り出すことができる。   According to the sensor 10 a according to the first embodiment having the configuration shown in FIGS. 1 to 6, the glass substrate 8 and the upper Si substrate 2 are bonded to the upper Si substrate 2 to be anodically bonded. Are closely joined and sealed around them. At this time, the lead-out line 12 of the glass substrate 8 and the metal contact portion 13 of the upper Si substrate 2 are joined, and the island-shaped separation portion 15 of the upper Si substrate 2 is connected to the through-hole 11a in which the metal film of the glass substrate 8 is formed. Are physically and electrically joined to the through-hole 11a in such a manner as to completely block. Since the lead wire 12 of the fixed electrode 9 is electrically connected to the metal contact portion 13 of the upper Si substrate 2, the fixed electrode 9 and the island-shaped separation portion 15 are electrically connected, and the glass substrate is passed through the through hole 11a. The signal from the fixed electrode 9 can be taken out from the external connection terminal 17 a on the surface of 8.

従って、ガラス基板8の貫通穴11a、11bを密閉した状態で、可動電極6aや固定電極9からの各引き出し配線を電気的に分離し、配線を最短にして外部に取り出すことができる。これにより、センサとして気密性の良い、信頼性の高い、小型でコンパクトな静電容量型センサを得ることができる。   Accordingly, the lead wires from the movable electrode 6a and the fixed electrode 9 can be electrically separated while the through holes 11a and 11b of the glass substrate 8 are sealed, and the wires can be taken out to the outside with the shortest length. As a result, it is possible to obtain a capacitive sensor with good airtightness, high reliability, small size and compactness.

次に、本発明の第2の実施形態に係る静電容量型センサの構造について図7及び図8を参照して説明する。本実施形態の静電容量型センサ10bは、島状分離部15の裏面にある下側Si基板4の一部を絶縁層3まで除去した点において、前記実施形態と異なる。図7において、センサ10bは、島状分離部15の裏面にある下側Si基板4に、その一部を絶縁層まで除去した空洞19が形成されている。   Next, the structure of the capacitive sensor according to the second embodiment of the present invention will be described with reference to FIGS. The capacitive sensor 10b of the present embodiment is different from the above-described embodiment in that a part of the lower Si substrate 4 on the back surface of the island-shaped separation portion 15 is removed up to the insulating layer 3. In FIG. 7, the sensor 10 b is formed with a cavity 19 in which a part thereof is removed to the insulating layer on the lower Si substrate 4 on the back surface of the island-shaped separation portion 15.

センサ10bにおける寄生容量について、図8を参照して説明する。同図に示すように、センサ10bにおいて、空洞19がなかった場合には、可動電極6aと下側Si基板4との間には、絶縁層3を介して寄生容量C1が発生し、同様に、固定電極9と接続される島状分離部15と下側Si基板4との間にも、絶縁層3を介して寄生容量C2が発生する。これら寄生容量C1及びC2の合計の寄生容量Cs(Cs=C1*C2/C1+C2)は、センサ検知量となる固定電極9と可動電極6a間の測定静電容量Cに電気的に並列に挿入される。従って、この寄生容量Csは、微小な静電容量ではあるが測定静電容量Cにとっては不必要な容量であり、センサの精度を悪くすると共に、感度特性の直線性を悪くすることから、できるだけ小さい方が望ましい。 Parasitic capacitance in the sensor 10b will be described with reference to FIG. As shown in the figure, in the sensor 10b, when there is no cavity 19, a parasitic capacitance C1 is generated between the movable electrode 6a and the lower Si substrate 4 via the insulating layer 3, and similarly. A parasitic capacitance C2 is also generated between the island-shaped isolation part 15 connected to the fixed electrode 9 and the lower Si substrate 4 via the insulating layer 3. These total parasitic capacitance Cs of the parasitic capacitance C1 and C2 (Cs = C1 * C2 / C1 + C2) is electrically inserted in parallel to the measured capacitance C 0 between the fixed electrode 9 and the movable electrode 6a as the sensor detects the amount of Is done. Therefore, the parasitic capacitance Cs is a minute capacitance, but is unnecessary for the measurement capacitance C 0 , and deteriorates the accuracy of the sensor and the linearity of the sensitivity characteristic. It is desirable to make it as small as possible.

本実施形態の静電容量型センサ10bにおいて、空洞19を設けたことにより、島状分離部15の裏面の下側Si基板4が排除され、島状分離部15と下側Si基板4との間で静電容量のコンデンサを形成する電極の一方がなくなるため、寄生容量C2を大幅に削減することができる。これにより、センサ10bへの寄生容量Csの影響を削減することができ、センサ精度と感度特性の直線性を向上することができる。   In the capacitive sensor 10b of the present embodiment, by providing the cavity 19, the lower Si substrate 4 on the back surface of the island-shaped separation portion 15 is eliminated, and the island-shaped separation portion 15 and the lower Si substrate 4 are separated from each other. Since one of the electrodes forming the capacitance capacitor is eliminated, the parasitic capacitance C2 can be greatly reduced. Thereby, the influence of the parasitic capacitance Cs on the sensor 10b can be reduced, and the linearity of the sensor accuracy and the sensitivity characteristic can be improved.

次に、本発明の第3の実施形態に係る静電容量型センサについて図9を参照して説明する。本実施形態の静電容量型センサ10cは、島状分離部15の裏面にある下側Si基板4を前記同様に電気的に分離された島状に形成したした点において、前記実施形態と異なる。   Next, a capacitive sensor according to a third embodiment of the present invention will be described with reference to FIG. The capacitive sensor 10c of the present embodiment is different from the above-described embodiment in that the lower Si substrate 4 on the back surface of the island-shaped separation portion 15 is formed in an island shape that is electrically separated in the same manner as described above. .

本センサ10cは、上側Si基板2の島状分離部15に対応する下側Si基板4に、分離溝21aにより電気的に分離された裏面島状分離部21が、他の下側Si基板4から島状に独立して形成されている。この裏面島状分離部21により、島状分離部15と下側Si基板4間の寄生容量C2は、島状分離部15と裏面島状分離部21間の寄生容量と、裏面島状分離部21と下側Si基板4間の寄生容量との直列容量になる。しかし、裏面島状分離部21が電気的に他の下側Si基板4から分離されているので、島状分離部15と下側Si基板4間の寄生容量C2を大幅に削減することができる。これにより、固定電極9と接続される島状分離部15と可動電極6a間の寄生容量を溝を掘るだけの簡単な加工で削減することができ、センサの精度をより向上することができる。   In the present sensor 10 c, the back-side island-shaped separation portion 21 electrically separated by the separation groove 21 a is provided on the lower Si substrate 4 corresponding to the island-shaped separation portion 15 of the upper Si substrate 2. It is formed independently from the island. Due to the back surface island-shaped separation portion 21, the parasitic capacitance C2 between the island-shaped separation portion 15 and the lower Si substrate 4 is changed to the parasitic capacitance between the island-shaped separation portion 15 and the back surface island-shaped separation portion 21, and the back surface island-shaped separation portion. 21 and the parasitic capacitance between the lower Si substrate 4. However, since the back surface island-shaped isolation portion 21 is electrically isolated from the other lower Si substrate 4, the parasitic capacitance C2 between the island-shaped isolation portion 15 and the lower Si substrate 4 can be greatly reduced. . Thereby, the parasitic capacitance between the island-shaped isolation | separation part 15 connected with the fixed electrode 9 and the movable electrode 6a can be reduced by simple processing only to dig a groove | channel, and the precision of a sensor can be improved more.

次に、本発明の第4の実施形態に係る静電容量型センサの構造について図10を参照して説明する。本実施形態の静電容量型センサ10dは、島状分離部15の裏面に対向する下側Si基板4から、島状分離部15の大きさより大きな面積を有する部分を除去し、島状分離部15を下側Si基板4から分離した点において前記実施形態と異なる。   Next, the structure of the capacitive sensor according to the fourth embodiment of the present invention will be described with reference to FIG. The capacitive sensor 10d according to the present embodiment removes a portion having an area larger than the size of the island-shaped separation portion 15 from the lower Si substrate 4 facing the back surface of the island-shaped separation portion 15 to obtain an island-shaped separation portion. This is different from the above embodiment in that 15 is separated from the lower Si substrate 4.

本センサ10dは、上側Si基板2の島状分離部15の裏側の下側Si基板4に、島状分離部15の大きさより大きな面積を有する部分を除去した空洞部22が形成されている。この空洞部22により、島状分離部15は、下側Si基板4からほぼ完全に分離される。この分離により、島状分離部15とコンデンサを形成する電極板に相当する導体が存在しなくなるため、島状分離部と、それ以外の上側Si基板間の寄生容量をほぼ無視できるため、寄生容量の影響をほぼ完全に除くことができる。これにより、本実施形態のセンサ10dによれば、島状分離部15と下側Si基板4間における寄生容量の発生が極めて少なくでき、センサの精度をさらに向上することができる。   In this sensor 10 d, a cavity 22 is formed in the lower Si substrate 4 on the back side of the island-shaped separation portion 15 of the upper Si substrate 2 by removing a portion having an area larger than the size of the island-shaped separation portion 15. The island-like separation portion 15 is almost completely separated from the lower Si substrate 4 by the hollow portion 22. By this separation, there is no conductor corresponding to the island-shaped separation portion 15 and the electrode plate forming the capacitor, and therefore, the parasitic capacitance between the island-shaped separation portion and the other upper Si substrate can be almost ignored. Can be almost completely eliminated. Thereby, according to the sensor 10d of this embodiment, generation | occurrence | production of the parasitic capacitance between the island-shaped isolation | separation part 15 and the lower Si substrate 4 can be made very small, and the accuracy of a sensor can further be improved.

次に、本発明の第5の実施形態に係る静電容量型センサの構造について図11を参照して説明する。本実施形態の静電容量型センサ10eは、貫通穴11aの下部にある島状分離部15に対し、ガラス基板8の外部より直接ワイヤボンディング23を含む電気的な配線を形成した点において前記実施形態と異なる。   Next, the structure of a capacitive sensor according to the fifth embodiment of the present invention will be described with reference to FIG. The capacitive sensor 10e of the present embodiment is implemented in that the electrical wiring including the wire bonding 23 is formed directly from the outside of the glass substrate 8 to the island-shaped separation portion 15 below the through hole 11a. Different from form.

センサ10eは、貫通穴11aの下部にある上側Si基板2の島状分離部15の上面にボンディングパッド23aを備え、このボンディングパッド23aにガラス基板8の外部より直接ワイヤボンディング23を接合することにより、固定電極9や可動電極6aからの配線を取り出している。このように、ボンディング接合によりセンサ内部から直接信号を取り出すことができるので、電極からの接続プロセスを少なくでき、電極からの引き出し配線の信頼性を向上することができる。   The sensor 10e includes a bonding pad 23a on the upper surface of the island-shaped separation portion 15 of the upper Si substrate 2 below the through hole 11a, and the wire bonding 23 is directly bonded to the bonding pad 23a from the outside of the glass substrate 8. The wires from the fixed electrode 9 and the movable electrode 6a are taken out. As described above, since the signal can be directly taken out from the inside of the sensor by bonding, the connection process from the electrode can be reduced, and the reliability of the lead-out wiring from the electrode can be improved.

次に、本発明の第5の実施形態に係る静電容量型センサの構造について図12を参照して説明する。本実施形態の静電容量型センサ20は、下側Si基板4の裏面に保護用ガラス基板24を接合した点において前記実施形態と異なる。   Next, the structure of the capacitive sensor according to the fifth embodiment of the present invention will be described with reference to FIG. The capacitive sensor 20 of this embodiment is different from the above-described embodiment in that a protective glass substrate 24 is bonded to the back surface of the lower Si substrate 4.

センサ20は、下側Si基板4に、その裏面を被う保護用ガラス基板24が接合され、その中央部には、圧力導入部としての機能、役割を有するスルーホール25が設けられている。この保護用ガラス基板24により、センサの支持が強化され、また、島状分離部15の裏側の下側Si基板4や絶縁層3の存在しない部分では、この保護用ガラス基板24により、ほぼ完全に密封されるので、水分の侵入等の外部環境の影響を排除できセンサとしてデバイスの信頼性を向上することができる。   In the sensor 20, a protective glass substrate 24 covering the back surface thereof is bonded to the lower Si substrate 4, and a through hole 25 having a function and a role as a pressure introducing portion is provided in the central portion. The support of the sensor is strengthened by the protective glass substrate 24, and in the portion where the lower Si substrate 4 and the insulating layer 3 on the back side of the island-shaped separation portion 15 are not present, the protective glass substrate 24 almost completely completes. Thus, the influence of the external environment such as intrusion of moisture can be eliminated, and the reliability of the device as a sensor can be improved.

以上述べたように、本実施形態に係るセンサ10a乃至10dの構造によれば、半導体基板にSOI基板を使用することにより、電気的に独立された島状分離部15を簡単に形成することができる。そして半導体基板とガラス基板8とを陽極接合することにより両者を高精度に接合し、SOI基板の上側Si基板2に設けた島状分離部15により固定電極9からの外部への引き出し配線となる貫通穴11aを密閉することができる。同時に、各電極と貫通穴11aが電気的に接続されることにより貫通穴11aから外部に信号を容易に取り出すことができる。以上により、コンパクトで気密性の良い小型で信頼性の高い静電容量型センサの構造を得ることができる。   As described above, according to the structure of the sensors 10a to 10d according to the present embodiment, by using the SOI substrate as the semiconductor substrate, it is possible to easily form the electrically isolated island-shaped isolation portion 15. it can. Then, the semiconductor substrate and the glass substrate 8 are anodically bonded to each other with high accuracy, and the island-shaped separation portion 15 provided on the upper Si substrate 2 of the SOI substrate serves as an extraction wiring from the fixed electrode 9 to the outside. The through hole 11a can be sealed. At the same time, each electrode and the through hole 11a are electrically connected, whereby a signal can be easily taken out from the through hole 11a. As described above, it is possible to obtain a compact and highly reliable capacitive sensor structure with good airtightness.

また、島状分離部の裏面にある下側Si基板の一部を絶縁層まで除去すること、又は島状分離部の裏面にある下側Si基板に裏面島状分離部を形成すること、又は島状分離部を下側Si基板から分離すること等により、島状分離部とそれ以外の下側Si基板間に生じる寄生容量を低減することができ、センサの感度と感度特性の直線性を向上することができる。   Further, removing a part of the lower Si substrate on the back surface of the island-shaped separation portion up to the insulating layer, or forming a back-surface island-shaped separation portion on the lower Si substrate on the back surface of the island-shaped separation portion, or By separating the island-shaped isolation part from the lower Si substrate, the parasitic capacitance generated between the island-shaped isolation part and the other lower Si substrate can be reduced, and the linearity of the sensitivity and sensitivity characteristics of the sensor can be reduced. Can be improved.

さらに、センサ内部の電極に直接、ボンディングして信号を取り出すことにより、電極の引き出しの信頼性を向上することができると共に、SOI基板の裏面に保護用ガラス基板を陽極接合等により接合することにより、センサがほぼ完全に気密封止され、センサとしてのデバイスの信頼性を向上することができる。   Furthermore, by extracting the signal directly by bonding to the electrode inside the sensor, the reliability of the extraction of the electrode can be improved, and a protective glass substrate is bonded to the back surface of the SOI substrate by anodic bonding or the like. The sensor is almost completely hermetically sealed, and the reliability of the device as the sensor can be improved.

本発明の第1の実施形態に係る静電容量型センサの平面図。1 is a plan view of a capacitive sensor according to a first embodiment of the present invention. 図1のA1−A2線断面図。FIG. 2 is a cross-sectional view taken along line A1-A2 of FIG. (a)は上記センサの構造に用いたSOI基板の断面図、(b)は同基板に形成されたセンサチップの断面図、(c)は同基板に形成された他のセンサチップの断面図。(A) is a cross-sectional view of an SOI substrate used in the structure of the sensor, (b) is a cross-sectional view of a sensor chip formed on the substrate, and (c) is a cross-sectional view of another sensor chip formed on the substrate. . (a)は上記図3(b)に示したセンサチップに金属接触部と窪みが形成された状態の平面図、(b)は(a)のB1−B2線断面図。(A) is a top view of the state in which the metal contact part and the hollow were formed in the sensor chip shown in the said FIG.3 (b), (b) is B1-B2 sectional view taken on the line of (a). (a)は上記センサチップに島状分離部が形成された状態の平面図、(b)は(a)のC1−C2線断面図。(A) is a top view of the state in which the island-shaped isolation | separation part was formed in the said sensor chip, (b) is the C1-C2 sectional view taken on the line of (a). (a)は上記センサの構造のガラス基板の平面図、(b)は(a)のD1−D2線断面図。(A) is a top view of the glass substrate of the structure of the said sensor, (b) is D1-D2 sectional view taken on the line of (a). 本発明の第2の実施形態に係る静電容量型センサの断面図。Sectional drawing of the capacitive sensor which concerns on the 2nd Embodiment of this invention. 上記センサの構造の寄生容量を説明する図。The figure explaining the parasitic capacitance of the structure of the said sensor. 本発明の第3の実施形態に係る静電容量型センサの断面図。Sectional drawing of the capacitive sensor which concerns on the 3rd Embodiment of this invention. 本発明の第4の実施形態に係る静電容量型センサの断面図。Sectional drawing of the capacitive sensor which concerns on the 4th Embodiment of this invention. 本発明の第5の実施形態に係る静電容量型センサの断面図。Sectional drawing of the capacitive sensor which concerns on the 5th Embodiment of this invention. 本発明の第6の実施形態に係る静電容量型センサの断面図。Sectional drawing of the capacitive sensor which concerns on the 6th Embodiment of this invention.

符号の説明Explanation of symbols

1a 半導体基板、SOIウェハ基板
1b、1c センサチップ
2 上側Si基板
3 絶縁層
4 下側Si基板
6a、6b 可動電極
8 ガラス基板
9 固定電極
10a、10b、20 静電容量型センサ
11a、11b貫通穴
15 島状分離部
21 裏面島状分離部
23 ワイヤボンディング
24 保護用ガラス基板
DESCRIPTION OF SYMBOLS 1a Semiconductor substrate, SOI wafer substrate 1b, 1c Sensor chip 2 Upper Si substrate 3 Insulating layer 4 Lower Si substrate 6a, 6b Movable electrode 8 Glass substrate 9 Fixed electrode 10a, 10b, 20 Capacitive sensor 11a, 11b Through hole 15 island-like separation part 21 backside island-like separation part 23 wire bonding 24 glass substrate for protection

Claims (4)

固定電極が形成されるガラス基板と可動電極が形成される半導体基板を備え、前記ガラス基板に設けられた貫通穴を通して前記各電極からの配線の引き出しを行う静電容量型センサの構造において、
前記半導体基板に、絶縁層を介在して接合された上側Si基板及び下側Si基板を有するSOI(Silicon on insulator)ウエハ基板を使用し、前記上側Si基板に、該Si基板から電気的に分離された島状分離部を形成し、
前記半導体基板と前記ガラス基板とを陽極接合することにより前記ガラス基板の貫通穴を密閉すると共に、前記島状分離部と前記固定電極の配線との電気的接続を行い、
前記島状分離部の裏面にある下側Si基板の一部を絶縁層まで除去したことを特徴とする静電容量型センサの構造。
In the structure of a capacitive sensor comprising a glass substrate on which a fixed electrode is formed and a semiconductor substrate on which a movable electrode is formed, and drawing out wiring from each electrode through a through hole provided in the glass substrate,
An SOI (Silicon on Insulator) wafer substrate having an upper Si substrate and a lower Si substrate bonded via an insulating layer is used as the semiconductor substrate, and the upper Si substrate is electrically separated from the Si substrate. Formed island-shaped separation part,
Sealing the through hole of the glass substrate by anodically bonding the semiconductor substrate and the glass substrate, and electrically connecting the island-shaped separation portion and the wiring of the fixed electrode;
A structure of a capacitive sensor, wherein a part of a lower Si substrate on a back surface of the island-shaped separation portion is removed up to an insulating layer.
前記島状分離部の裏面にある下側Si基板を前記島状分離部の大きさより大きな面積で除去し、前記島状分離部を下側Si基板から分離したことを特徴とする請求項1に記載の静電容量型センサの構造。   The lower Si substrate on the back surface of the island-shaped separation portion is removed in an area larger than the size of the island-shaped separation portion, and the island-shaped separation portion is separated from the lower Si substrate. The structure of the described capacitive sensor. 前記貫通穴の下部にある島状分離部に対し、前記ガラス基板の外部より直接ワイヤボンディングを含む電気的な配線を形成したことを特徴とする請求項1又は請求項に記載の静電容量型センサの構造。 The relative island separation unit at the bottom of the through hole, the electrostatic capacitance according to claim 1 or claim 2, characterized in that the formation of the electrical wiring, including a direct wire bonding from the outside of the glass substrate Type sensor structure. 前記SOI基板の裏面に保護用ガラス基板を接合したことを特徴とする請求項1乃至請求項のいずれかに記載の静電容量型センサの構造。 The structure of the capacitive sensor according to any one of claims 1 to 3 , wherein a protective glass substrate is bonded to the back surface of the SOI substrate.
JP2005116167A 2005-04-13 2005-04-13 Structure of capacitive sensor Expired - Fee Related JP4539413B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005116167A JP4539413B2 (en) 2005-04-13 2005-04-13 Structure of capacitive sensor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005116167A JP4539413B2 (en) 2005-04-13 2005-04-13 Structure of capacitive sensor

Publications (2)

Publication Number Publication Date
JP2006295006A JP2006295006A (en) 2006-10-26
JP4539413B2 true JP4539413B2 (en) 2010-09-08

Family

ID=37415230

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005116167A Expired - Fee Related JP4539413B2 (en) 2005-04-13 2005-04-13 Structure of capacitive sensor

Country Status (1)

Country Link
JP (1) JP4539413B2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5163362B2 (en) * 2008-08-21 2013-03-13 株式会社村田製作所 Semiconductor sensor device
JP5444783B2 (en) * 2009-03-26 2014-03-19 パナソニック株式会社 Micro devices
JP5913038B2 (en) * 2012-10-01 2016-04-27 アルプス電気株式会社 Capacitance type pressure sensor and manufacturing method thereof
KR101851569B1 (en) 2012-11-28 2018-04-24 삼성전자주식회사 Ultrasonic transducer and method of manufacturig the same
KR102074213B1 (en) * 2018-04-02 2020-02-06 포항공과대학교 산학협력단 The structure and its fabrication process for the capacitive type pressure sensor with through hole via

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08254474A (en) * 1995-03-15 1996-10-01 Omron Corp Semiconductor sensor
JP2000074768A (en) * 1998-08-31 2000-03-14 Akebono Brake Ind Co Ltd Capacitance type pressure sensor and manufacture thereof
JP2005091312A (en) * 2003-09-19 2005-04-07 Matsushita Electric Works Ltd Electrostatic capacitance type acceleration sensor

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08254474A (en) * 1995-03-15 1996-10-01 Omron Corp Semiconductor sensor
JP2000074768A (en) * 1998-08-31 2000-03-14 Akebono Brake Ind Co Ltd Capacitance type pressure sensor and manufacture thereof
JP2005091312A (en) * 2003-09-19 2005-04-07 Matsushita Electric Works Ltd Electrostatic capacitance type acceleration sensor

Also Published As

Publication number Publication date
JP2006295006A (en) 2006-10-26

Similar Documents

Publication Publication Date Title
US11002626B2 (en) MEMS pressure sensor and method for forming the same
US8941229B2 (en) Semiconductor device and method of manufacturing the same
KR102217083B1 (en) Pressure sensor
US7448277B2 (en) Capacitive pressure sensor and method therefor
EP1860417B1 (en) A pressure sensor having a chamber and a method for fabricating the same
US4838088A (en) Pressure transducer and method for fabricating same
JP2610464B2 (en) Capacitor type pressure sensor and pressure sensor group
US10712218B2 (en) Pressure sensor
US7135749B2 (en) Pressure sensor
JPH08320268A (en) Electrostatic capacity type sensor
EP3321655B1 (en) All silicon capacitive pressure sensor
JP2015515609A (en) Catheter die and manufacturing method thereof
CN101130426A (en) Micro-electromechanical systems device and manufacturing method thereof
JP4539413B2 (en) Structure of capacitive sensor
US9464950B2 (en) Capacitive pressure sensors for high temperature applications
CN109060229B (en) Capacitive pressure sensor and manufacturing method thereof
CN116134625A (en) Pressure sensor structure, pressure sensor device, and method for manufacturing pressure sensor structure
JPH10132684A (en) Semiconductor pressure sensor
JP3516011B2 (en) Capacitive pressure sensor and packaging structure
KR100506073B1 (en) A vacuum packaged microgyroscope and a fabricating method thereof
US11027967B2 (en) Deformable membrane and a compensating structure thereof
JPH11258089A (en) Semiconductor pressure sensor
JP2519393B2 (en) Method for manufacturing semiconductor dynamic quantity sensor
JPH08254474A (en) Semiconductor sensor
JP2023156122A (en) pressure sensor

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070802

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100105

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100222

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100323

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100511

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100601

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100614

R150 Certificate of patent or registration of utility model

Ref document number: 4539413

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130702

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees