JP4418752B2 - データ処理システムにおいてスレッドを管理する方法と装置 - Google Patents

データ処理システムにおいてスレッドを管理する方法と装置 Download PDF

Info

Publication number
JP4418752B2
JP4418752B2 JP2004537251A JP2004537251A JP4418752B2 JP 4418752 B2 JP4418752 B2 JP 4418752B2 JP 2004537251 A JP2004537251 A JP 2004537251A JP 2004537251 A JP2004537251 A JP 2004537251A JP 4418752 B2 JP4418752 B2 JP 4418752B2
Authority
JP
Japan
Prior art keywords
thread
kernel
user
kernel thread
stack
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004537251A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005539322A (ja
JP2005539322A5 (enExample
Inventor
メンドーサ、アルフレッド
ショップ、ジョエル、ハワード
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JP2005539322A publication Critical patent/JP2005539322A/ja
Publication of JP2005539322A5 publication Critical patent/JP2005539322A5/ja
Application granted granted Critical
Publication of JP4418752B2 publication Critical patent/JP4418752B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/48Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806Task transfer initiation or dispatching
    • G06F9/4843Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/485Task life-cycle, e.g. stopping, restarting, resuming execution

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Stored Programmes (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP2004537251A 2002-09-19 2003-08-11 データ処理システムにおいてスレッドを管理する方法と装置 Expired - Fee Related JP4418752B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/246,889 US7275247B2 (en) 2002-09-19 2002-09-19 Method and apparatus for handling threads in a data processing system
PCT/GB2003/003497 WO2004027599A2 (en) 2002-09-19 2003-08-11 Method and apparatus for handling threads in a data processing system

Publications (3)

Publication Number Publication Date
JP2005539322A JP2005539322A (ja) 2005-12-22
JP2005539322A5 JP2005539322A5 (enExample) 2009-06-04
JP4418752B2 true JP4418752B2 (ja) 2010-02-24

Family

ID=31992385

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004537251A Expired - Fee Related JP4418752B2 (ja) 2002-09-19 2003-08-11 データ処理システムにおいてスレッドを管理する方法と装置

Country Status (9)

Country Link
US (1) US7275247B2 (enExample)
JP (1) JP4418752B2 (enExample)
KR (1) KR100745888B1 (enExample)
CN (1) CN100356328C (enExample)
AU (1) AU2003249094A1 (enExample)
BR (1) BRPI0314853B1 (enExample)
CA (1) CA2498050C (enExample)
TW (1) TWI235953B (enExample)
WO (1) WO2004027599A2 (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8185895B2 (en) * 2005-11-30 2012-05-22 International Business Machines Corporation Method, apparatus and program storage device for providing an anchor pointer in an operating system context structure for improving the efficiency of accessing thread specific data
US8214834B2 (en) * 2007-04-30 2012-07-03 Hewlett-Packard Development Company, L.P. Asynchronous wakeup mechanism that places reference to process on sleep queue if execution of copyout functionality is caused to sleep
US20080307419A1 (en) * 2007-06-06 2008-12-11 Microsoft Corporation Lazy kernel thread binding
US20080313647A1 (en) * 2007-06-18 2008-12-18 Microsoft Corporation Thread virtualization techniques
US20080313656A1 (en) * 2007-06-18 2008-12-18 Microsoft Corporation User mode stack disassociation
TWI386814B (zh) * 2007-12-31 2013-02-21 Ind Tech Res Inst 具動態工作管理能力之多處理器界面及其程式載卸方法
US8752057B1 (en) * 2008-06-30 2014-06-10 Emc Corporation Techniques for synchronizing processing of at least two code threads
US8321874B2 (en) * 2008-09-30 2012-11-27 Microsoft Corporation Intelligent context migration for user mode scheduling
US8473964B2 (en) * 2008-09-30 2013-06-25 Microsoft Corporation Transparent user mode scheduling on traditional threading systems
DE102012104461A1 (de) 2012-05-23 2013-12-12 B. Braun Avitum Ag Medizinisches Gerät zur extrakorporalen Blutbehandlung mit mehreren Sensoreinheiten
US8930956B2 (en) * 2012-08-08 2015-01-06 International Business Machines Corporation Utilizing a kernel administration hardware thread of a multi-threaded, multi-core compute node of a parallel computer
US20150074436A1 (en) * 2013-09-10 2015-03-12 Nvidia Corporation In-Kernel CPU Clock Boosting on Input Event
US9411642B2 (en) 2014-01-17 2016-08-09 Nvidia Corporation Using high priority thread to boost CPU clock rate
US9594660B2 (en) * 2014-03-27 2017-03-14 International Business Machines Corporation Multithreading computer system and program product for executing a query instruction for idle time accumulation among cores
US9852091B2 (en) 2015-11-16 2017-12-26 International Business Machines Corporation Techniques for handling interrupts in a processing unit using virtual processor thread groups and software stack levels
US10503576B2 (en) * 2016-02-19 2019-12-10 International Business Machines Corporation Maintaining core dump privacy during application fault handling
US10248420B2 (en) 2017-04-05 2019-04-02 Cavium, Llc Managing lock and unlock operations using active spinning
US10331500B2 (en) 2017-04-05 2019-06-25 Cavium, Llc Managing fairness for lock and unlock operations using operation prioritization
US10895954B2 (en) * 2017-06-02 2021-01-19 Apple Inc. Providing a graphical canvas for handwritten input
CN115934372A (zh) * 2023-03-09 2023-04-07 浪潮电子信息产业股份有限公司 一种数据处理方法、系统、设备及计算机可读存储介质

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5515538A (en) * 1992-05-29 1996-05-07 Sun Microsystems, Inc. Apparatus and method for interrupt handling in a multi-threaded operating system kernel
US5692193A (en) * 1994-03-31 1997-11-25 Nec Research Institute, Inc. Software architecture for control of highly parallel computer systems
US6732138B1 (en) * 1995-07-26 2004-05-04 International Business Machines Corporation Method and system for accessing system resources of a data processing system utilizing a kernel-only thread within a user process
US5812852A (en) * 1996-11-14 1998-09-22 Kuck & Associates, Inc. Software implemented method for thread-privatizing user-specified global storage objects in parallel computer programs via program transformation
US5950221A (en) * 1997-02-06 1999-09-07 Microsoft Corporation Variably-sized kernel memory stacks
US5872963A (en) * 1997-02-18 1999-02-16 Silicon Graphics, Inc. Resumption of preempted non-privileged threads with no kernel intervention
US5907702A (en) * 1997-03-28 1999-05-25 International Business Machines Corporation Method and apparatus for decreasing thread switch latency in a multithread processor
KR100280460B1 (ko) * 1998-04-08 2001-02-01 김영환 데이터 처리 장치 및 이의 복수의 스레드 처리 방법
US6654781B1 (en) * 1998-12-11 2003-11-25 International Business Machines Corporation Enhanced thread processing
US6542920B1 (en) * 1999-09-24 2003-04-01 Sun Microsystems, Inc. Mechanism for implementing multiple thread pools in a computer system to optimize system performance
US6631462B1 (en) * 2000-01-05 2003-10-07 Intel Corporation Memory shared between processing threads
US6832266B1 (en) * 2000-02-07 2004-12-14 Sun Microsystems, Inc. Simplified microkernel application programming interface
US6931641B1 (en) * 2000-04-04 2005-08-16 International Business Machines Corporation Controller for multiple instruction thread processors
US6728722B1 (en) * 2000-08-28 2004-04-27 Sun Microsystems, Inc. General data structure for describing logical data spaces

Also Published As

Publication number Publication date
JP2005539322A (ja) 2005-12-22
BR0314853A (pt) 2005-08-09
AU2003249094A8 (en) 2004-04-08
US7275247B2 (en) 2007-09-25
CN100356328C (zh) 2007-12-19
CA2498050A1 (en) 2004-04-01
US20040060049A1 (en) 2004-03-25
KR100745888B1 (ko) 2007-08-02
CA2498050C (en) 2010-07-27
KR20050058362A (ko) 2005-06-16
BRPI0314853B1 (pt) 2016-03-22
AU2003249094A1 (en) 2004-04-08
CN1735865A (zh) 2006-02-15
WO2004027599A3 (en) 2005-04-21
TWI235953B (en) 2005-07-11
TW200409020A (en) 2004-06-01
WO2004027599A2 (en) 2004-04-01

Similar Documents

Publication Publication Date Title
JP4418752B2 (ja) データ処理システムにおいてスレッドを管理する方法と装置
US7734881B2 (en) Adapting RCU for real-time operating system usage
US5692204A (en) Method and apparatus for computer system power management
US7337444B2 (en) Method and apparatus for thread-safe handlers for checkpoints and restarts
US8793697B2 (en) Method and system for scheduling requests in a portable computing device
US20090037927A1 (en) Apparatus and method for direct switching of software threads
JP5244160B2 (ja) 複数の命令シーケンサでのスレッド実行に基づく命令セットのためのメカニズム
JPWO2009022371A1 (ja) タスク処理装置
US9342350B2 (en) System for selecting a task to be executed according to an output from a task control circuit
EP3211525A1 (en) Cpu/gpu synchronization mechanism
WO2008148076A1 (en) Lazy kernel thread binding
JP4127848B2 (ja) タスク処理装置
US20080307419A1 (en) Lazy kernel thread binding
CN102754080B (zh) 多核处理器系统、中断程序、以及中断方法
WO2013154706A1 (en) Method and system for tracking and selecting optimal power conserving modes of a pcd
CN102436393B (zh) 任务处理装置
US20080313652A1 (en) Notifying user mode scheduler of blocking events
WO2007094460A1 (ja) 並列処理装置及び排他制御方法
JP2008269597A (ja) タスク処理装置
JPWO2024024102A5 (enExample)
WO2024024102A1 (ja) 計算機システム、タスクスケジューラ装置、待ちプロセス起床方法およびプログラム
JPH06259383A (ja) 割込み制御方法及び割込み制御装置

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060711

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20090206

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090415

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20090415

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090415

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090512

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20090430

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090707

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090901

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20091026

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20091124

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20091130

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121204

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121204

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131204

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees