JP4209905B2 - Liquid crystal display - Google Patents

Liquid crystal display Download PDF

Info

Publication number
JP4209905B2
JP4209905B2 JP2006176762A JP2006176762A JP4209905B2 JP 4209905 B2 JP4209905 B2 JP 4209905B2 JP 2006176762 A JP2006176762 A JP 2006176762A JP 2006176762 A JP2006176762 A JP 2006176762A JP 4209905 B2 JP4209905 B2 JP 4209905B2
Authority
JP
Japan
Prior art keywords
black matrix
voltage
liquid crystal
crystal display
luminance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006176762A
Other languages
Japanese (ja)
Other versions
JP2008008968A (en
Inventor
和由 永山
Original Assignee
エルジー ディスプレイ カンパニー リミテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by エルジー ディスプレイ カンパニー リミテッド filed Critical エルジー ディスプレイ カンパニー リミテッド
Priority to JP2006176762A priority Critical patent/JP4209905B2/en
Priority to KR1020060097801A priority patent/KR101264698B1/en
Publication of JP2008008968A publication Critical patent/JP2008008968A/en
Application granted granted Critical
Publication of JP4209905B2 publication Critical patent/JP4209905B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3648Control of matrices with row and column drivers using an active matrix
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/134309Electrodes characterised by their geometrical arrangement
    • G02F1/134363Electrodes characterised by their geometrical arrangement for applying an electric field parallel to the substrate, i.e. in-plane switching [IPS]
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0247Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00Aspects of the architecture of display systems
    • G09G2360/14Detecting light within display terminals, e.g. using a single or a plurality of photosensors
    • G09G2360/145Detecting light within display terminals, e.g. using a single or a plurality of photosensors the light originating from the display screen

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Liquid Crystal (AREA)
  • Mathematical Physics (AREA)
  • Geometry (AREA)
  • Optics & Photonics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Description

本発明は、液晶表示装置に関するもので、特に、IPS(In-Plane-Switching)方式のアクティブマトリクスLCD(Liquid Crystal Display)において、焼き付けとフリッカーの改善を図るものである。   The present invention relates to a liquid crystal display device, and in particular, to improve printing and flicker in an IPS (In-Plane-Switching) type active matrix LCD (Liquid Crystal Display).

従来、IPS方式のアクティブマトリクスLCDにおいて、白輝度の低下や残像の発生を軽減するために、ブラックマトリクスを導電材料で形成し、そのブラックマトリクスと共通電極とを電気的に短絡させるものがある(例えば、特許文献1参照)。   2. Description of the Related Art Conventionally, in an IPS type active matrix LCD, in order to reduce a decrease in white luminance and occurrence of an afterimage, there is a type in which a black matrix is formed of a conductive material and the black matrix and a common electrode are electrically short-circuited ( For example, see Patent Document 1).

特開平9−269504号公報Japanese Patent Laid-Open No. 9-269504

しかしながら、IPSは横電界の印加の有無により白黒のスイッチングを行うようになされており、アレイ基板には画素電極に接続された信号線とゲート線による横電界の影響のため、フリッカー最適値でもDC量が最小値にならず、焼き付けの原因となっている。   However, the IPS performs black-and-white switching depending on whether or not a lateral electric field is applied. Due to the influence of the horizontal electric field caused by the signal lines and gate lines connected to the pixel electrodes on the array substrate, even the flicker optimum value is DC. The amount does not reach the minimum value, which causes burning.

そこで、本発明は上述した点に鑑みてなされたもので、フリッカー最適値とDC最小値が等しくなるようにすることができる液晶表示装置を提供するものである。   Accordingly, the present invention has been made in view of the above-described points, and provides a liquid crystal display device capable of making the optimal flicker value and the DC minimum value equal.

上記目的を達成するために、本発明に係る液晶表示装置は、IPS方式の液晶表示装置において、ブラックマトリクスへDC電圧を供給する電源と、表示パネルの輝度を検出する輝度検出器と、前記輝度検出器からの検出値に基づいて前記電源から出力されるDC電圧の電圧値を制御する制御部とを備え、前記ブラックマトリクスは、非導電材料でなる第1のブラックマトリクスと、前記第1のブラックマトリクスの幅より狭い幅を有し、前記第1のブラックマトリクスにより覆われて画素領域外に位置する導電材料でなる第2のブラックマトリクスとで形成されたものである。

In order to achieve the above object, a liquid crystal display device according to the present invention is an IPS liquid crystal display device in which a power source for supplying a DC voltage to a black matrix, a luminance detector for detecting the luminance of a display panel, A control unit that controls a voltage value of a DC voltage output from the power source based on a detection value from a detector, wherein the black matrix includes a first black matrix made of a non-conductive material, and the first matrix The second black matrix is formed of a conductive material that is narrower than the width of the black matrix and is covered with the first black matrix and is located outside the pixel region .

本発明によれば、輝度検出器からの検出値に基づいて電源から出力されるDC電圧の電圧値を制御することで、ブラックマトリクスへのDC電圧を制御して、フリッカー最適値とDC最小値が等しくなるようにすることができる。   According to the present invention, the DC voltage to the black matrix is controlled by controlling the voltage value of the DC voltage output from the power supply based on the detection value from the luminance detector, and the flicker optimum value and the DC minimum value are controlled. Can be made equal.

実施の形態1.
図1は、本発明の実施の形態1に係る液晶表示装置のカラーフィルタ部を示す説明図であり、同図において、(a)は平面図、(b)は(a)のA−A’線断面図、(c)は機能ブロック図である。
Embodiment 1 FIG.
FIG. 1 is an explanatory view showing a color filter portion of a liquid crystal display device according to Embodiment 1 of the present invention, in which (a) is a plan view and (b) is an AA ′ line of (a). Line sectional view, (c) is a functional block diagram.

図1に示すように、カラーフィルタ100は、ガラス基板10上に形成されたブラックマトリクス11と、RGB着色層12と、オーバーコート層(以下、OC層とも称す)13とから形成されている。ここで、ブラックマトリクス11は、樹脂製の導電材料のものが使用され、図面上では樹脂BMと記している。なお、図1(a)に示す平面図では、RGB着色層12の開口部のみを示しているが、図1(b)に示す断面図では、開口部以外にも存在する着色層全体を示している。   As shown in FIG. 1, the color filter 100 is formed of a black matrix 11 formed on a glass substrate 10, an RGB colored layer 12, and an overcoat layer (hereinafter also referred to as an OC layer) 13. Here, the black matrix 11 is made of a conductive material made of resin, and is indicated as resin BM in the drawing. In addition, in the top view shown to Fig.1 (a), although only the opening part of the RGB colored layer 12 is shown, in sectional drawing shown in FIG.1 (b), the whole colored layer which exists also other than an opening part is shown. ing.

ブラックマトリクス11にはDCを印加する電源14が備えられ、この電源14からの印加電圧は、表示パネルの輝度を検出する輝度検出器15の検出値に基づいてDC印加電圧を制御する制御部16により制御される。すなわち、従来は、ブラックマトリクス11への電圧はフローティングか共通電極への印加電圧Vcomに設定されているが、本発明では、制御部16により、電源14からブラックマトリクス11への印加電圧を制御して、フリッカー最適値とDC最小値のずれを改善するようにずれの調整を行うようになされている。   The black matrix 11 is provided with a power source 14 for applying DC, and the applied voltage from the power source 14 is a control unit 16 for controlling the DC applied voltage based on the detection value of the luminance detector 15 for detecting the luminance of the display panel. Controlled by That is, conventionally, the voltage to the black matrix 11 is set to the floating or common voltage Vcom applied to the common electrode, but in the present invention, the control unit 16 controls the voltage applied from the power source 14 to the black matrix 11. Thus, the deviation is adjusted so as to improve the deviation between the flicker optimum value and the DC minimum value.

図2は、本発明の効果を説明するための、従来のIPS方式の液晶表示装置における各画素の輝度対信号電圧の特性図である。ここで、縦軸は輝度、横軸は画素電極への印加電圧である信号電圧の値をそれぞれ示している。図2に示すように、特性曲線bが輝度の最小値と信号電圧0Vの位置が一致しているのに対し、特性曲線a及びcは輝度の最小値と信号電圧0Vの位置がずれている。これは、フリッカー最小値にしてもDC電圧を0Vにできないことを示しており、フリッカーを最小値にしてもDC電圧が印加されている状態なので、焼き付けのレベルが悪いことを示している。   FIG. 2 is a characteristic diagram of luminance vs. signal voltage of each pixel in a conventional IPS liquid crystal display device for explaining the effect of the present invention. Here, the vertical axis represents the luminance, and the horizontal axis represents the value of the signal voltage that is the voltage applied to the pixel electrode. As shown in FIG. 2, the characteristic curve b has the minimum luminance value and the position of the signal voltage 0V, whereas the characteristic curves a and c have a difference in the minimum luminance value and the signal voltage 0V. . This indicates that the DC voltage cannot be reduced to 0V even when the flicker is the minimum value, and the DC level is being applied even when the flicker is the minimum value, indicating that the burn-in level is poor.

本発明では、このような現象に対し、図1(c)に示すブロック図において、輝度検出器15により輝度値を検出し、制御部16により輝度検出値に基づいて電源14から出力されるDC電圧値を制御する。このようにすることにより、輝度検出値に基づいてブラックマトリクス11に印加するDC電圧が制御され、図2に示す特性曲線bのように、特性曲線a及びcを制御して、輝度値が0のときに信号電圧値が0となるようにして輝度値の対称性を持たせ、フリッカー最適値とDC最小値が等しくなるようにする。   In the present invention, for such a phenomenon, in the block diagram shown in FIG. 1C, the luminance value is detected by the luminance detector 15 and the DC output from the power source 14 based on the luminance detection value by the control unit 16. Control the voltage value. In this way, the DC voltage applied to the black matrix 11 is controlled based on the luminance detection value, and the characteristic curves a and c are controlled as in the characteristic curve b shown in FIG. At this time, the signal voltage value is set to 0 so that the luminance value is symmetrical, and the flicker optimum value and the DC minimum value are made equal.

以上のように、実施の形態1によれば、輝度検出器15からの検出値に基づいて電源14から出力されるDC電圧の電圧値を制御部16により制御するようにしたので、ブラックマトリクス11へのDC電圧を制御して、フリッカー最適値とDC最小値が等しくなるようにすることができる。   As described above, according to the first embodiment, the voltage value of the DC voltage output from the power supply 14 is controlled by the control unit 16 based on the detection value from the luminance detector 15. The DC voltage can be controlled so that the optimal flicker value and the DC minimum value are equal.

実施の形態2.
図3は、本発明の実施の形態2に係る液晶表示装置のカラーフィルタ部を示す説明図であり、同図において、(a)は平面図、(b)は(a)のB−B’線断面図である。
Embodiment 2. FIG.
FIG. 3 is an explanatory view showing a color filter portion of a liquid crystal display device according to Embodiment 2 of the present invention, in which (a) is a plan view and (b) is BB ′ of (a). It is line sectional drawing.

図3に示す構成において、図1に示す実施の形態1と同一部分は同一符号を付しその説明は省略する。図3に示す実施の形態2においては、図1に示す実施の形態1に係る樹脂製の導電材料でなるブラックマトリクス11に対し、樹脂製の非導電材料でなる第1のブラックマトリクス17が設けられており、この第1のブラックマトリクス17の下に金属製の導電材料でなる第2のブラックマトリクス18が設けられている。ここで、第2のブラックマトリクス18は、その幅が第1のブラックマトリクス17の幅より狭く形成され、第1のブラックマトリクス17により覆われて画素領域外に位置する。なお、図面上では、第1のブラックマトリクス17を樹脂BM、第2のブラックマトリクス18を金属BMと記している。   In the configuration shown in FIG. 3, the same parts as those in the first embodiment shown in FIG. In the second embodiment shown in FIG. 3, a first black matrix 17 made of a resin non-conductive material is provided for the black matrix 11 made of a resin conductive material according to the first embodiment shown in FIG. Under the first black matrix 17, a second black matrix 18 made of a metal conductive material is provided. Here, the second black matrix 18 is formed to have a width narrower than that of the first black matrix 17, and is covered with the first black matrix 17 and located outside the pixel region. In the drawing, the first black matrix 17 is referred to as a resin BM, and the second black matrix 18 is referred to as a metal BM.

すなわち、図1に示す実施の形態1において、導電材料でなるブラックマトリクス11が画素領域内に入ると、画素電極と導電材料でなるブラックマトリクスとの間で生じる電界の影響により縦電界が発生し、むらを起こす場合があるので、図3に示す実施の形態2においては、画素領域内に導電材料が入らないように、樹脂製の非導電材料でなる第1のブラックマトリクス17を形成し、その第1のブラックマトリクス17の下に金属製の導電材料でなる第2のブラックマトリクス18を形成している。   That is, in Embodiment 1 shown in FIG. 1, when the black matrix 11 made of a conductive material enters the pixel region, a vertical electric field is generated due to the influence of the electric field generated between the pixel electrode and the black matrix made of the conductive material. In the second embodiment shown in FIG. 3, the first black matrix 17 made of a resin non-conductive material is formed so that the conductive material does not enter the pixel region. A second black matrix 18 made of a metal conductive material is formed under the first black matrix 17.

なお、信号線とゲート線は電圧が違うために、導電材料でなるブラックマトリクスを2層で形成し、それぞれ違う電圧を印加してずれを直す方法もある。   Note that since the signal line and the gate line have different voltages, there is a method in which a black matrix made of a conductive material is formed in two layers, and a different voltage is applied to correct the shift.

従って、実施の形態2によれば、ブラックマトリクスを、非導電材料でなる第1のブラックマトリクス17と、第1のブラックマトリクス17により覆われて画素領域外に位置する導電材料でなる第2のブラックマトリクス18とで形成することで、縦電界の発生を抑止し、むらが発生するのを防止できる。   Therefore, according to the second embodiment, the black matrix is composed of the first black matrix 17 made of a non-conductive material, and the second black made of a conductive material that is covered by the first black matrix 17 and is located outside the pixel region. By forming it with the black matrix 18, it is possible to suppress the generation of the vertical electric field and prevent the occurrence of unevenness.

本発明の実施の形態1に係る液晶表示装置のカラーフィルタ部を示す説明図であり、(a)は平面図、(b)は(a)のA−A’線断面図、(c)は機能ブロック図である。It is explanatory drawing which shows the color filter part of the liquid crystal display device which concerns on Embodiment 1 of this invention, (a) is a top view, (b) is the sectional view on the AA 'line of (a), (c) is It is a functional block diagram. 本発明の効果を説明するためのもので、従来のIPS方式の液晶表示装置における各画素の輝度対信号電圧の特性図である。FIG. 5 is a graph illustrating luminance vs. signal voltage of each pixel in a conventional IPS liquid crystal display device for explaining the effect of the present invention. 本発明の実施の形態2に係る液晶表示装置のカラーフィルタ部を示す説明図であり、(a)は平面図、(b)は(a)のB−B’線断面図である。It is explanatory drawing which shows the color filter part of the liquid crystal display device which concerns on Embodiment 2 of this invention, (a) is a top view, (b) is the B-B 'sectional view taken on the line (a).

符号の説明Explanation of symbols

100 カラーフィルタ、10 ガラス基板、11 ブラックマトリクス、12 RGB着色層、13 オーバーコート層、14 電源、15 輝度検出器、16 制御部、17 第1のブラックマトリクス、18 第2のブラックマトリクス。   100 color filter, 10 glass substrate, 11 black matrix, 12 RGB colored layer, 13 overcoat layer, 14 power supply, 15 luminance detector, 16 control unit, 17 first black matrix, 18 second black matrix.

Claims (1)

IPS方式の液晶表示装置において、
ブラックマトリクスへDC電圧を供給する電源と、
表示パネルの輝度を検出する輝度検出器と、
前記輝度検出器からの検出値に基づいて前記電源から出力されるDC電圧の電圧値を制御する制御部と
を備え
前記ブラックマトリクスは、非導電材料でなる第1のブラックマトリクスと、前記第1のブラックマトリクスの幅より狭い幅を有し、前記第1のブラックマトリクスにより覆われて画素領域外に位置する導電材料でなる第2のブラックマトリクスとで形成された
ことを特徴とする液晶表示装置。
た液晶表示装置。
In an IPS liquid crystal display device,
A power supply for supplying a DC voltage to the black matrix;
A luminance detector for detecting the luminance of the display panel;
A control unit that controls a voltage value of a DC voltage output from the power source based on a detection value from the luminance detector ;
The black matrix has a first black matrix made of a non-conductive material and a width narrower than the width of the first black matrix, and is covered with the first black matrix and is located outside the pixel region. A liquid crystal display device comprising: a second black matrix comprising:
LCD device.
JP2006176762A 2006-06-27 2006-06-27 Liquid crystal display Expired - Fee Related JP4209905B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2006176762A JP4209905B2 (en) 2006-06-27 2006-06-27 Liquid crystal display
KR1020060097801A KR101264698B1 (en) 2006-06-27 2006-10-09 liquid crystal display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006176762A JP4209905B2 (en) 2006-06-27 2006-06-27 Liquid crystal display

Publications (2)

Publication Number Publication Date
JP2008008968A JP2008008968A (en) 2008-01-17
JP4209905B2 true JP4209905B2 (en) 2009-01-14

Family

ID=39067275

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006176762A Expired - Fee Related JP4209905B2 (en) 2006-06-27 2006-06-27 Liquid crystal display

Country Status (2)

Country Link
JP (1) JP4209905B2 (en)
KR (1) KR101264698B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106683603B (en) 2017-01-10 2019-08-06 Oppo广东移动通信有限公司 A kind of splashette processing method and terminal

Also Published As

Publication number Publication date
JP2008008968A (en) 2008-01-17
KR20080000493A (en) 2008-01-02
KR101264698B1 (en) 2013-05-16

Similar Documents

Publication Publication Date Title
JP5148494B2 (en) Liquid crystal display
EP1978398B1 (en) Liquid crystal display
JP5956891B2 (en) Liquid crystal display device and driving method of liquid crystal display device
JP5567982B2 (en) Liquid crystal display device and driving method thereof
KR20070063127A (en) Liquid crystal display device
US10062345B2 (en) Curved liquid crystal display and manufacturing method thereof
US8941570B2 (en) Electro-optical device, method of driving electro-optical device, electronic apparatus, and projector
KR20160012309A (en) Display apparatus and driving method thereof
JP2011112865A (en) Liquid crystal display device and method of driving the same
KR20210073807A (en) Liquid crystal display panel
US10109246B2 (en) Driving device of liquid crystal display panel
US9625777B2 (en) Liquid crystal display
JP4112415B2 (en) Driving method of liquid crystal display device
JP4209905B2 (en) Liquid crystal display
US20150185534A1 (en) Liquid crystal display
KR20010107715A (en) Method of driving liquid crystal display
KR20100029028A (en) Liquid crystal display
US9818354B2 (en) Liquid crystal display including connector overlapping common electrode cutout
US8107044B2 (en) Liquid crystal display apparatus
KR101017214B1 (en) Liquid crystal display device and method for driving the same
KR102283919B1 (en) Liquid crystal display
US10168594B2 (en) Liquid crystal display
JP2008197359A (en) Array substrate and liquid crystal display device
JP5159687B2 (en) Liquid crystal display
KR100925465B1 (en) Liquid crystal display and driving method thereof

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080526

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080610

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080910

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080930

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20081023

R150 Certificate of patent or registration of utility model

Ref document number: 4209905

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111031

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121031

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121031

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131031

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees