JP3756411B2 - データハザードを検出するシステム - Google Patents

データハザードを検出するシステム Download PDF

Info

Publication number
JP3756411B2
JP3756411B2 JP2001002040A JP2001002040A JP3756411B2 JP 3756411 B2 JP3756411 B2 JP 3756411B2 JP 2001002040 A JP2001002040 A JP 2001002040A JP 2001002040 A JP2001002040 A JP 2001002040A JP 3756411 B2 JP3756411 B2 JP 3756411B2
Authority
JP
Japan
Prior art keywords
register
instruction
stage
data
instructions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001002040A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001209538A (ja
JP2001209538A5 (enExample
Inventor
ロニー・リー・アーノルド
ドナルド・チャールズ・ソルティス・ジュニア
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HP Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Publication of JP2001209538A publication Critical patent/JP2001209538A/ja
Publication of JP2001209538A5 publication Critical patent/JP2001209538A5/ja
Application granted granted Critical
Publication of JP3756411B2 publication Critical patent/JP3756411B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
    • G06F9/3858—Result writeback, i.e. updating the architectural state or memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
JP2001002040A 2000-01-24 2001-01-10 データハザードを検出するシステム Expired - Fee Related JP3756411B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/490389 2000-01-24
US09/490,389 US6604192B1 (en) 2000-01-24 2000-01-24 System and method for utilizing instruction attributes to detect data hazards

Publications (3)

Publication Number Publication Date
JP2001209538A JP2001209538A (ja) 2001-08-03
JP2001209538A5 JP2001209538A5 (enExample) 2005-06-02
JP3756411B2 true JP3756411B2 (ja) 2006-03-15

Family

ID=23947830

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001002040A Expired - Fee Related JP3756411B2 (ja) 2000-01-24 2001-01-10 データハザードを検出するシステム

Country Status (2)

Country Link
US (1) US6604192B1 (enExample)
JP (1) JP3756411B2 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7555634B1 (en) * 2004-04-22 2009-06-30 Sun Microsystems, Inc. Multiple data hazards detection and resolution unit
US20060200654A1 (en) * 2005-03-04 2006-09-07 Dieffenderfer James N Stop waiting for source operand when conditional instruction will not execute
US7454598B2 (en) * 2005-05-16 2008-11-18 Infineon Technologies Ag Controlling out of order execution pipelines issue tagging
US9710269B2 (en) * 2006-01-20 2017-07-18 Qualcomm Incorporated Early conditional selection of an operand
US20090055636A1 (en) * 2007-08-22 2009-02-26 Heisig Stephen J Method for generating and applying a model to predict hardware performance hazards in a machine instruction sequence
US8205057B2 (en) * 2009-06-30 2012-06-19 Texas Instruments Incorporated Method and system for integrated pipeline write hazard handling using memory attributes
US9600280B2 (en) * 2013-09-24 2017-03-21 Apple Inc. Hazard check instructions for enhanced predicate vector operations
US9928069B2 (en) 2013-12-20 2018-03-27 Apple Inc. Predicated vector hazard check instruction

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE32493E (en) * 1980-05-19 1987-09-01 Hitachi, Ltd. Data processing unit with pipelined operands
US6073231A (en) * 1993-10-18 2000-06-06 Via-Cyrix, Inc. Pipelined processor with microcontrol of register translation hardware
US5471598A (en) * 1993-10-18 1995-11-28 Cyrix Corporation Data dependency detection and handling in a microprocessor with write buffer
US5765035A (en) * 1995-11-20 1998-06-09 Advanced Micro Devices, Inc. Recorder buffer capable of detecting dependencies between accesses to a pair of caches
US5860017A (en) 1996-06-28 1999-01-12 Intel Corporation Processor and method for speculatively executing instructions from multiple instruction streams indicated by a branch instruction
US5859999A (en) 1996-10-03 1999-01-12 Idea Corporation System for restoring predicate registers via a mask having at least a single bit corresponding to a plurality of registers
US6304955B1 (en) * 1998-12-30 2001-10-16 Intel Corporation Method and apparatus for performing latency based hazard detection
US6219781B1 (en) * 1998-12-30 2001-04-17 Intel Corporation Method and apparatus for performing register hazard detection
US6115808A (en) * 1998-12-30 2000-09-05 Intel Corporation Method and apparatus for performing predicate hazard detection
US6438681B1 (en) * 2000-01-24 2002-08-20 Hewlett-Packard Company Detection of data hazards between instructions by decoding register indentifiers in each stage of processing system pipeline and comparing asserted bits in the decoded register indentifiers

Also Published As

Publication number Publication date
US6604192B1 (en) 2003-08-05
JP2001209538A (ja) 2001-08-03

Similar Documents

Publication Publication Date Title
TWI486810B (zh) 在狀態機晶格中之計數器操作
US9934034B2 (en) Instruction insertion in state machine engines
US6115808A (en) Method and apparatus for performing predicate hazard detection
US7398419B2 (en) Method and apparatus for seeding differences in lock-stepped processors
TWI489779B (zh) 狀態機晶格中之布林邏輯
US7299343B2 (en) System and method for cooperative execution of multiple branching instructions in a processor
JP3631146B2 (ja) データハザードを検出するシステム
US5684971A (en) Reservation station with a pseudo-FIFO circuit for scheduling dispatch of instructions
JP3756409B2 (ja) データハザード検出システム
JP3773769B2 (ja) 命令のインオーダ処理を効率的に実行するスーパースケーラ処理システム及び方法
JP3704046B2 (ja) データハザードを検出するために用いられるデータを融合するためのシステム及び方法
JP3756411B2 (ja) データハザードを検出するシステム
US7047397B2 (en) Method and apparatus to execute an instruction with a semi-fast operation in a staggered ALU
US20080195846A1 (en) Distributed Dispatch with Concurrent, Out-of-Order Dispatch
JP3756410B2 (ja) 述語データを提供するシステム
US6662298B2 (en) Method and apparatus for manipulation of non-general purpose registers for use during computer boot-up procedures
US9063855B2 (en) Fault handling at a transaction level by employing a token and a source-to-destination paradigm in a processor-based system
US7373486B2 (en) Partially decoded register renamer
US20140189319A1 (en) Opportunistic Utilization of Redundant ALU
US6401195B1 (en) Method and apparatus for replacing data in an operand latch of a pipeline stage in a processor during a stall
JP3680932B2 (ja) レジスタファイルへの書き込みを行うシステム及び方法
US8793689B2 (en) Redundant multithreading processor

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040810

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040810

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20051209

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20051220

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20051221

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees