JP3667888B2 - Transmission power control device - Google Patents

Transmission power control device Download PDF

Info

Publication number
JP3667888B2
JP3667888B2 JP19821596A JP19821596A JP3667888B2 JP 3667888 B2 JP3667888 B2 JP 3667888B2 JP 19821596 A JP19821596 A JP 19821596A JP 19821596 A JP19821596 A JP 19821596A JP 3667888 B2 JP3667888 B2 JP 3667888B2
Authority
JP
Japan
Prior art keywords
voltage
reference voltage
output
detection
det
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP19821596A
Other languages
Japanese (ja)
Other versions
JPH1051845A (en
Inventor
月 泰 司 秋
聡 渡▲辺▼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to JP19821596A priority Critical patent/JP3667888B2/en
Publication of JPH1051845A publication Critical patent/JPH1051845A/en
Application granted granted Critical
Publication of JP3667888B2 publication Critical patent/JP3667888B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Description

【０００１】
【発明の属する技術分野】
本発明は、バースト送信を行う携帯電話の送信電力制御装置に関する。
【０００２】
【従来の技術】
近年、携帯電話の主流がアナログ方式からデジタル方式に移ってきている。デジタル方式では、送信信号はバースト的に送信されるため、送信電力を一定にするための送信電力制御装置が必要になる。
【０００３】
図４は従来の送信電力制御装置の一般的な構成を示している。図４において、４１は送信入力ＲＦinを増幅する増幅手段、４２は増幅された送信信号を２分岐する結合器、４３は送信信号を検波して検波電圧ＶDET を得る検波手段、４４は基準電圧ＶCONTを発生させる基準電圧発生回路、４５は得られた検波電圧ＶDET と基準電圧ＶCONTとを比較する比較手段であり、その比較出力は増幅手段４１に送られ、送信出力ＲＦout が一定になるように増幅手段４１のゲインが制御される。
【０００４】
【発明が解決しようとする課題】
しかしながら、上記従来の送信電力制御装置では、増幅手段４１の出力を結合器４２および検波回路４３で検波して検波電圧ＶDET を出力するまでに遅延が生じ、この遅延時間により比較手段４５の出力にリップルが生じ、増幅手段４１での送信電力ＲＦout のスペクトラムが広がるという問題があった。
【０００５】
本発明は、このような従来の問題を解決するものであり、送信電力のスペクトラムの広がりを抑えることのできる送信電力制御装置を提供することを目的とする。
【０００６】
【課題を解決するための手段】
本発明は、上記目的を達成するために、比較手段の入力側に、検波電圧の遅延に起因する比較手段出力のリップルを抑制する手段を設けたものであり、これにより送信電力のスペクトラムの広がりを抑えることができる。
【０００９】
【発明の実施の形態】
本発明は、送信信号を増幅する増幅手段と、増幅された送信信号を検波して検波電圧を得る検波手段と、得られた検波電圧を基準電圧と比較する比較手段とを備え、比較手段の出力により送信出力が一定になるように増幅手段を制御する送信電力制御装置において、比較手段の前段に、基準電圧から第２基準電圧を発生させる減電圧手段と、検波電圧が第２基準電圧よりも低い時は第２基準電圧を比較手段へ通過させるダイオードとを備えた送信電力制御装置であり、検波電圧の立ち上がり時の遅延時間の間、比較手段への入力間電圧差を小さくすることで、比較手段出力におけるリップルを減じることができ、増幅手段出力におけるスプリアスの広がりを抑えるという作用を有する。
【００１０】
以下、本発明の実施の形態を図面を参照して説明する。
（実施の形態１）
図１は本発明の第１の実施の形態における送信電力制御装置の構成を示すものである。図１において、１１は増幅手段、１２は結合器、１３は検波手段、１４は基準電圧発生回路、１５は比較手段、１６はスイッチ、１７は制御手段としてのＣＰＵであり、スイッチ１６を切り換えるタイミングをカウントするタイマー回路を備えている。
【００１１】
次に上記実施の形態における動作について説明する。増幅手段１１は、バースト送信入力ＲＦinを増幅して結合器１２へ送り、結合器１２は、増幅された送信信号をバースト送信出力ＲＦout と検波回路１３に分岐する。検波回路１３は、送信信号を検波して検波電圧ＶDET を得る。検波電圧ＶDET は、立ち上がり時に遅延が生じ、この遅延時間の間、スイッチ１６は、基準電圧発生回路１４からの基準電圧ＶCONTを検波電圧ＶDET の代わりに比較回路１５へ送る。比較手段１５は、検波電圧ＶDET と基準電圧ＶCONTの代わりに、基準電圧ＶCONTどうしを比較するので、比較手段入力における電圧差がなくなり、比較手段出力におけるリップルを抑えることができる。スイッチ１６を切り換える際の検波電圧ＶDET のしきい値とタイミングは、ＣＰＵ１７により制御される。検波電圧ＶDET がしきい値以下の場合は、スイッチ１６が基準電圧ＶCONT側に切り換えられ、検波電圧ＶDET がしきい値を越える場合は、スイッチ１６が検波電圧ＶDET 側に切り換えられる。
【００１２】
このように、上記実施の形態によれば、検波電圧ＶDET の立ち上がり時の遅延時間の間、比較手段１５への入力間電圧差を小さくすることで、比較手段１５の出力におけるリップルを減じることができ、増幅手段１１の出力におけるスプリアスの広がりを抑えることができる。
【００１３】
（実施の形態２）
図２は本発明の第２の実施の形態における送信電力制御装置の構成を示すものである。図２において、２１は増幅手段、２２は結合器、２３は検波手段、２４は基準電圧発生回路、２５は比較手段、２６はスイッチ、２７は制御手段としてのＣＰＵであり、スイッチ２６を切り換えるタイミングをカウントするタイマー回路を備えている。
【００１４】
次に上記実施の形態における動作について説明する。増幅手段２１は、バースト送信入力ＲＦinを増幅して結合器２２へ送り、結合器２２は、増幅された送信信号をバースト送信出力ＲＦout と検波回路２３に分岐する。検波回路２３は、送信信号を検波して検波電圧ＶDET を得る。比較手段２５は、検波電圧ＶDET と基準電圧発生回路２４からの基準電圧ＶCONTとを比較し、その差の電圧ＶAPC を出力する。検波電圧ＶDET は、立ち上がり時に遅延が生じ、この遅延時間の間、スイッチ２６は、比較手段出力電圧ＶAPC の代わりに基準電圧ＶCONTを増幅手段２１へ送る。これにより、比較手段出力におけるリップルをなくすことができ、増幅手段２１におけるスペクトラムの広がりを抑えることができる。スイッチ２６を切り換える際の出力電圧ＶAPC のしきい値とタイミングは、ＣＰＵ２７により制御される。出力電圧ＶAPC がしきい値以下の場合は、スイッチ２６が基準電圧ＶCONT側に切り換えられ、出力電圧ＶAPC がしきい値を越える場合は、スイッチ２６が出力電圧ＶAPC 側に切り換えられる。
【００１５】
このように、上記実施の形態によれば、検波電圧ＶDET の立ち上がり時の遅延時間の間、比較手段２５の出力電圧ＶAPC を基準電圧ＶCONTに置き換えることで、比較手段出力のリップルを減じることができ、増幅手段２１の出力におけるスプリアスの広がりを抑えることができる。
【００１６】
（実施の形態３）
図３は本発明の第３の実施の形態における送信電力制御装置の構成を示すものである。図３において、３１は増幅手段、３２は結合器、３３は検波手段、３４は基準電圧発生回路、３５は比較手段、３６は減電圧回路、３７、３８はダイオードである。
【００１７】
次に上記実施の形態における動作について説明する。増幅手段３１は、バースト送信入力ＲＦinを増幅して結合器３２へ送り、結合器３２は、増幅された送信信号をバースト送信出力ＲＦout と検波回路３３に分岐する。検波回路３３は、送信信号を検波して検波電圧ＶDET を得る。一方、減電圧回路３６は、基準電圧発生回路３４からの基準電圧ＶCONTをＶZ だけ減じたＶCONT−ＶZ の第２の基準電圧を生成する。検波電圧ＶDET は、立ち上がり時に遅延が生じ、検波電圧ＶDET が第２の基準電圧ＶCONT−ＶZ よりも低い時間の間、ダイオード３８は検波電圧ＶDET の代わりに第２の基準電圧ＶCONT−ＶZ を比較手段３５へ送る。比較手段３５は、検波電圧ＶDET よりも高い第２の基準電圧ＶCONT−ＶZ と基準電圧ＶCONTとを比較するので、比較手段入力における電圧差が小さくなり、比較手段出力におけるリップルを抑えることができる。検波電圧ＶDET が第２の基準電圧ＶCONT−ＶZ よりも高くなると、ダイオード３７が検波電圧ＶDET を比較回路３５へ送るので、比較手段３５は、検波電圧ＶDET と基準電圧ＶCONTとを比較し、通常の動作となる。
【００１８】
このように、上記実施の形態によれば、検波電圧ＶDET の立ち上がり時の遅延時間の間、検波電圧ＶDET をこれよりも高い第２の基準電圧ＶCONT−ＶZ に置き換えることで、比較手段出力におけるリップルを減じることができ、増幅手段３１の出力におけるスプリアスの広がりを抑えることができる。
【００１９】
【発明の効果】
本発明は、上記実施の形態から明らかなように、比較手段の前段に、基準電圧から第２基準電圧を発生させる減電圧手段と、検波電圧が第２基準電圧よりも低い時は第２基準電圧を比較手段へ通過させるダイオードとを備え、検波電圧の立ち上がり時の遅延時間の間、比較手段への入力間電圧差を小さくすることで、比較手段出力におけるリップルを減じることができ、増幅手段出力におけるスプリアスの広がりを抑えて、送信特性の優れた送信電力制御装置を実現することができる。
【図面の簡単な説明】
【図１】本発明の第１の実施の形態における送信電力制御装置の概略ブロック図
【図２】本発明の第２の実施の形態における送信電力制御装置の概略ブロック図
【図３】本発明の第３の実施の形態における送信電力制御装置の概略ブロック図
【図４】従来例における送信電力制御装置の概略ブロック図
【符号の説明】
１１、２１、３１、４１ 増幅手段
１２、２２、３２、４２ 結合器
１３、２３、３３、４３ 検波回路
１４、２４、３４、４４ 基準電圧発生回路
１５、２５、３５、４５ 比較手段
１６、２６ スイッチ
１７、２７ ＣＰＵ
３６ 減電圧回路
３７、３８ ダイオード[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a transmission power control apparatus for a mobile phone that performs burst transmission.
[0002]
[Prior art]
In recent years, the mainstream of mobile phones has shifted from analog to digital. In the digital system, since transmission signals are transmitted in bursts, a transmission power control device for keeping transmission power constant is required.
[0003]
FIG. 4 shows a general configuration of a conventional transmission power control apparatus. In FIG. 4, 41 is an amplifying means for amplifying the transmission input RF in , 42 is a coupler for branching the amplified transmission signal in two, 43 is a detecting means for detecting the transmission signal and obtaining a detection voltage V DET , and 44 is a reference reference voltage generating circuit for generating a voltage V CONT, 45 is a comparator for comparing the detection voltage V DET and the reference voltage V CONT obtained, the comparison output is sent to the amplification means 41, the transmission output RF out The gain of the amplification means 41 is controlled so as to be constant.
[0004]
[Problems to be solved by the invention]
However, in the conventional transmission power control apparatus, a delay occurs until the output of the amplifying means 41 is detected by the coupler 42 and the detection circuit 43 and the detection voltage V DET is output, and the output of the comparison means 45 is caused by this delay time. There is a problem that ripples are generated in the amplifying means 41 and the spectrum of the transmission power RF out in the amplification means 41 is widened.
[0005]
The present invention solves such a conventional problem, and an object of the present invention is to provide a transmission power control apparatus capable of suppressing the spread of the spectrum of transmission power.
[0006]
[Means for Solving the Problems]
In order to achieve the above object, the present invention is provided with means for suppressing the ripple of the output of the comparison means due to the delay of the detection voltage on the input side of the comparison means, thereby broadening the spectrum of the transmission power. Can be suppressed.
[0009]
DETAILED DESCRIPTION OF THE INVENTION
This onset Ming comprises amplifying means for amplifying a transmission signal, a detection means for obtaining a detection voltage by detecting the amplified transmission signal, a comparing means for comparing the reference voltage and the resulting detection voltage, comparison means In the transmission power control apparatus for controlling the amplification means so that the transmission output becomes constant by the output of the output, the voltage reduction means for generating the second reference voltage from the reference voltage and the detection voltage as the second reference voltage in the previous stage of the comparison means Is a transmission power control device including a diode that passes the second reference voltage to the comparison means when the voltage is lower than the input voltage, and reduces the voltage difference between the inputs to the comparison means during the delay time when the detection voltage rises. Thus, the ripple at the comparison means output can be reduced, and the spurious spread at the amplification means output is suppressed.
[0010]
Hereinafter, embodiments of the present invention will be described with reference to the drawings.
(Embodiment 1)
FIG. 1 shows a configuration of a transmission power control apparatus according to the first embodiment of the present invention. In FIG. 1, 11 is an amplifying means, 12 is a coupler, 13 is a detecting means, 14 is a reference voltage generating circuit, 15 is a comparing means, 16 is a switch, and 17 is a CPU as a control means. It has a timer circuit that counts.
[0011]
Next, the operation in the above embodiment will be described. The amplifying means 11 amplifies the burst transmission input RF in and sends it to the coupler 12, and the coupler 12 branches the amplified transmission signal to the burst transmission output RF out and the detection circuit 13. The detection circuit 13 detects a transmission signal and obtains a detection voltage V DET . The detection voltage V DET is delayed when rising, and during this delay time, the switch 16 sends the reference voltage V CONT from the reference voltage generation circuit 14 to the comparison circuit 15 instead of the detection voltage V DET . Comparison means 15, in place of the detection voltage V DET and the reference voltage V CONT, because compared to what the reference voltage V CONT, there is no voltage difference at the comparator means inputs, it is possible to suppress the ripple in comparison means output. The threshold value and timing of the detection voltage V DET when the switch 16 is switched are controlled by the CPU 17. When the detection voltage V DET is below the threshold value, the switch 16 is switched to the reference voltage V CONT side, and when the detection voltage V DET exceeds the threshold value, the switch 16 is switched to the detection voltage V DET side.
[0012]
Thus, according to the above embodiment, the ripple at the output of the comparison means 15 is reduced by reducing the voltage difference between the inputs to the comparison means 15 during the delay time when the detection voltage V DET rises. And the spread of spurious at the output of the amplifying means 11 can be suppressed.
[0013]
(Embodiment 2)
FIG. 2 shows the configuration of the transmission power control apparatus according to the second embodiment of the present invention. In FIG. 2, 21 is an amplifying means, 22 is a coupler, 23 is a detecting means, 24 is a reference voltage generating circuit, 25 is a comparing means, 26 is a switch, and 27 is a CPU as a control means. It has a timer circuit that counts.
[0014]
Next, the operation in the above embodiment will be described. The amplifying means 21 amplifies the burst transmission input RF in and sends it to the coupler 22, and the coupler 22 branches the amplified transmission signal to the burst transmission output RF out and the detection circuit 23. The detection circuit 23 detects a transmission signal and obtains a detection voltage V DET . The comparison means 25 compares the detection voltage V DET with the reference voltage V CONT from the reference voltage generation circuit 24, and outputs the difference voltage VAPC. The detection voltage V DET is delayed when rising, and during this delay time, the switch 26 sends the reference voltage V CONT to the amplification means 21 instead of the comparison means output voltage VAPC. Thereby, the ripple in the output of the comparison means can be eliminated, and the spread of the spectrum in the amplification means 21 can be suppressed. The CPU 27 controls the threshold value and timing of the output voltage VAPC when the switch 26 is switched. When the output voltage VAPC is lower than the threshold value, the switch 26 is switched to the reference voltage V CONT side, and when the output voltage VAPC exceeds the threshold value, the switch 26 is switched to the output voltage VAPC side.
[0015]
As described above, according to the above-described embodiment, the output voltage VAPC of the comparison unit 25 is replaced with the reference voltage V CONT during the delay time when the detection voltage V DET rises, thereby reducing the ripple of the comparison unit output. And the spread of spurious at the output of the amplifying means 21 can be suppressed.
[0016]
(Embodiment 3)
FIG. 3 shows a configuration of a transmission power control apparatus according to the third embodiment of the present invention. In FIG. 3, 31 is an amplifying means, 32 is a coupler, 33 is a detecting means, 34 is a reference voltage generating circuit, 35 is a comparing means, 36 is a voltage reducing circuit, and 37 and 38 are diodes.
[0017]
Next, the operation in the above embodiment will be described. The amplifying unit 31 amplifies the burst transmission input RF in and sends it to the coupler 32, and the coupler 32 branches the amplified transmission signal to the burst transmission output RF out and the detection circuit 33. The detection circuit 33 detects a transmission signal and obtains a detection voltage V DET . On the other hand, the voltage reducing circuit 36 generates a second reference voltage V CONT −V Z obtained by subtracting the reference voltage V CONT from the reference voltage generating circuit 34 by V Z. The detection voltage V DET has a delay at the time of rising, and during the time when the detection voltage V DET is lower than the second reference voltage V CONT −V Z , the diode 38 has the second reference voltage V D instead of the detection voltage V DET. CONT- V Z is sent to the comparison means 35. Since the comparison unit 35 compares the second reference voltage V CONT −V Z that is higher than the detection voltage V DET with the reference voltage V CONT , the voltage difference at the comparison unit input becomes small, and the ripple at the comparison unit output is suppressed. be able to. When the detection voltage V DET becomes higher than the second reference voltage V CONT −V Z , the diode 37 sends the detection voltage V DET to the comparison circuit 35, so that the comparison unit 35 compares the detection voltage V DET and the reference voltage V CONT with each other. Are compared and normal operation is obtained.
[0018]
As described above, according to the above-described embodiment, the detection voltage V DET is replaced with the second reference voltage V CONT −V Z that is higher than the detection voltage V DET during the delay time when the detection voltage V DET rises. The ripple at the means output can be reduced, and the spread of spurious at the output of the amplifying means 31 can be suppressed.
[0019]
【The invention's effect】
As is apparent from the above embodiment, the present invention includes a voltage reducing means for generating the second reference voltage from the reference voltage in the previous stage of the comparison means, and a second reference voltage when the detection voltage is lower than the second reference voltage. A diode for passing the voltage to the comparison means, and by reducing the voltage difference between the inputs to the comparison means during the delay time when the detection voltage rises, the ripple at the output of the comparison means can be reduced, and the amplification means It is possible to realize a transmission power control device with excellent transmission characteristics while suppressing spurious spread in the output .
[Brief description of the drawings]
FIG. 1 is a schematic block diagram of a transmission power control apparatus according to a first embodiment of the present invention. FIG. 2 is a schematic block diagram of a transmission power control apparatus according to a second embodiment of the present invention. FIG. 4 is a schematic block diagram of a transmission power control apparatus in a third embodiment of the present invention. FIG. 4 is a schematic block diagram of a transmission power control apparatus in a conventional example.
11, 21, 31, 41 Amplifying means 12, 22, 32, 42 Couplers 13, 23, 33, 43 Detection circuits 14, 24, 34, 44 Reference voltage generating circuits 15, 25, 35, 45 Comparison means 16, 26 Switch 17, 27 CPU
36 Voltage reduction circuit 37, 38 Diode

Claims (1)

送信信号を増幅する増幅手段と、増幅された送信信号を検波して検波電圧を得る検波手段と、得られた検波電圧を基準電圧と比較する比較手段とを備え、前記比較手段の出力により送信出力が一定になるように前記増幅手段を制御する送信電力制御装置において、前記比較手段の前段に、基準電圧から第２基準電圧を発生させる減電圧手段と、検波電圧が前記第２基準電圧よりも低い時は第２基準電圧を比較手段へ通過させるダイオードとを備えた送信電力制御装置。  Amplifying means for amplifying the transmission signal; detection means for detecting the amplified transmission signal to obtain a detection voltage; and comparison means for comparing the obtained detection voltage with a reference voltage, and transmitting by the output of the comparison means In the transmission power control apparatus for controlling the amplifying means so that the output becomes constant, a voltage reducing means for generating a second reference voltage from a reference voltage before the comparing means, and a detection voltage from the second reference voltage. And a diode that allows the second reference voltage to pass to the comparison means when it is lower.
JP19821596A 1996-07-29 1996-07-29 Transmission power control device Expired - Fee Related JP3667888B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19821596A JP3667888B2 (en) 1996-07-29 1996-07-29 Transmission power control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19821596A JP3667888B2 (en) 1996-07-29 1996-07-29 Transmission power control device

Publications (2)

Publication Number Publication Date
JPH1051845A JPH1051845A (en) 1998-02-20
JP3667888B2 true JP3667888B2 (en) 2005-07-06

Family

ID=16387415

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19821596A Expired - Fee Related JP3667888B2 (en) 1996-07-29 1996-07-29 Transmission power control device

Country Status (1)

Country Link
JP (1) JP3667888B2 (en)

Also Published As

Publication number Publication date
JPH1051845A (en) 1998-02-20

Similar Documents

Publication Publication Date Title
JP2910242B2 (en) Power amplifier ramp-up method and apparatus
KR100746608B1 (en) Apparatus, and an associated method, for increasing receiver sensitivity of a direct conversion receiver
US6075978A (en) Automatic gain control system and method of automatic gain control
JP2000151317A (en) Transmitter and power amplifier
US6775336B1 (en) Receiver and gain control method of the same
JP3493424B2 (en) Transmission power control method of CDMA system
JPH06350496A (en) Automatic gain controller
US6885850B2 (en) Transmission power control method and apparatus, and communication apparatus
US20020094850A1 (en) Method and a device for controlling amplification of a signal emitted by a mobile terminal and increasing the autonomy of the mobile terminal
JP3667888B2 (en) Transmission power control device
JP2001320288A (en) Device and method for controlling power supply voltage
JPH08288881A (en) Automatic gain control system
JP2713126B2 (en) Optical receiver
WO2008044307A1 (en) Radio signal receiving device
JPH09139679A (en) Peak power reduction circuit
JPH03108817A (en) Transmission output controller
JP3326150B2 (en) Wireless communication device
KR100241764B1 (en) Automatic gain cintroller using hdtv
US6714764B1 (en) Error detection circuitry and method for detecting an error on a transmission path
JP2834043B2 (en) Received electric field monitoring device
JP2671874B2 (en) Receive squelch control circuit
KR100606688B1 (en) Apparatus for controlling power in code division multiple access system
US6687490B2 (en) Transmission apparatus and method for a mobile communication terminal
JP4050212B2 (en) Signal receiving device
KR20010098011A (en) Device and method for controlling transmission power in cdma mobile communication phone

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20041208

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20041221

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050218

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20050405

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20050407

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees