JP3169469B2 - Receiving machine - Google Patents

Receiving machine

Info

Publication number
JP3169469B2
JP3169469B2 JP05969393A JP5969393A JP3169469B2 JP 3169469 B2 JP3169469 B2 JP 3169469B2 JP 05969393 A JP05969393 A JP 05969393A JP 5969393 A JP5969393 A JP 5969393A JP 3169469 B2 JP3169469 B2 JP 3169469B2
Authority
JP
Japan
Prior art keywords
noise
circuit
intermediate frequency
signal
noise detection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP05969393A
Other languages
Japanese (ja)
Other versions
JPH06252788A (en
Inventor
信一 松尾
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Icom Inc
Original Assignee
Icom Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Icom Inc filed Critical Icom Inc
Priority to JP05969393A priority Critical patent/JP3169469B2/en
Publication of JPH06252788A publication Critical patent/JPH06252788A/en
Application granted granted Critical
Publication of JP3169469B2 publication Critical patent/JP3169469B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は、パルス性ノイズを検出
するノイズ検出回路と帯域幅可変フィルタ部とを備えた
受信機に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a receiver provided with a noise detection circuit for detecting pulse noise and a variable bandwidth filter.

【0002】[0002]

【従来の技術】図2は、ノイズブランカ回路と帯域幅可
変フィルタ部とを備える従来の受信機の一例のブロック
回路図である。図2において、アンテナ10で受信され
た受信信号が、高周波増幅回路12で増幅されて第1の
ミクサ14に与えられ、第1の局部発振回路16からの
第1の局部発振信号と混合される。この第1のミクサ1
4から出力される周波数変換された信号が第1の中間周
波増幅回路18に与えられ、所定周波数の第1の中間周
波信号が抽出および増幅されてノイズブランカ回路20
のノイズゲート22に与えられる。このノイズゲート2
2を通過した第1の中間周波信号は、第1のスイッチ群
24を介して並列に接続されていてそれぞれに通過帯域
幅の異なる複数のフィルタ26a,26b,26cに与
えられ、いずれか1つのフィルタを通過して帯域幅が制
限された第1の中間周波信号がさらに第2のスイッチ群
28を介して第2の中間周波増幅回路30に与えられて
増幅される。そして、第2の中間周波増幅回路30で増
幅された第1の中間周波信号が、第2のミクサ32に与
えられ、第2の局部発振回路34からの第2の局部発振
信号と混合される。この第2のミクサ32から出力され
る周波数変換された第2の中間周波信号が、復調回路3
6に与えられて復調信号に変換され、低周波増幅回路3
8で増幅されてスピーカ40より音声として出力され
る。
2. Description of the Related Art FIG. 2 is a block circuit diagram of an example of a conventional receiver having a noise blanker circuit and a variable bandwidth filter section. In FIG. 2, a received signal received by an antenna 10 is amplified by a high-frequency amplifier circuit 12, supplied to a first mixer 14, and mixed with a first local oscillation signal from a first local oscillation circuit 16. . This first mixer 1
4 is supplied to a first intermediate frequency amplifying circuit 18, a first intermediate frequency signal having a predetermined frequency is extracted and amplified, and a noise blanker circuit 20 is provided.
To the noise gate 22. This noise gate 2
The first intermediate frequency signal that has passed through the second switch 2 is supplied to a plurality of filters 26a, 26b, and 26c that are connected in parallel via a first switch group 24 and have different pass bandwidths, respectively. The first intermediate frequency signal whose bandwidth has been limited after passing through the filter is further supplied to a second intermediate frequency amplifier circuit 30 via a second switch group 28 and amplified. Then, the first intermediate frequency signal amplified by the second intermediate frequency amplification circuit 30 is provided to the second mixer 32 and mixed with the second local oscillation signal from the second local oscillation circuit 34. . The frequency-converted second intermediate frequency signal output from the second mixer 32 is output to the demodulation circuit 3
6 and converted into a demodulated signal,
The signal is amplified at 8 and output as sound from the speaker 40.

【0003】また、ノイズブランカ回路20は、第1の
中間周波増幅回路18から出力される第1の中間周波信
号の一部がノイズアンプ42に与えられる。ノイズアン
プ42は、第1の中間周波信号を増幅してノイズ検波器
44に与え、第1の中間周波信号にパルス性ノイズ等が
含まれていれば、ノイズ検波器44からパルス性ノイズ
の大きさに対応するレベルのノイズ検出信号が出力さ
れ、これがゲート制御回路46に与えられる。そして、
ゲート制御回路46によりノイズ検出信号のなかから所
定値以上のレベルのノイズ検出信号が抽出され、この抽
出された信号に応じてノイズゲート22がON/OFF
制御される。そこで、パルス性ノイズに応じてノイズ検
出信号が抽出されてノイズゲート22がOFF制御とさ
れるので、ノイズブランカ回路20の後段には、パルス
性ノイズの除去された第1の中間周波信号が出力され
る。
In the noise blanker circuit 20, a part of the first intermediate frequency signal output from the first intermediate frequency amplifier circuit 18 is given to a noise amplifier 42. The noise amplifier 42 amplifies the first intermediate frequency signal and supplies the amplified signal to the noise detector 44. If the first intermediate frequency signal includes pulse noise or the like, the noise detector 44 outputs the magnitude of the pulse noise from the noise detector 44. A noise detection signal of a level corresponding to the output is output and supplied to the gate control circuit 46. And
The gate control circuit 46 extracts a noise detection signal having a level equal to or higher than a predetermined value from the noise detection signal, and turns on / off the noise gate 22 according to the extracted signal.
Controlled. Therefore, since the noise detection signal is extracted in accordance with the pulse noise and the noise gate 22 is turned off, the first intermediate frequency signal from which the pulse noise has been removed is output to the subsequent stage of the noise blanker circuit 20. Is done.

【0004】そして、第1と第2のスイッチ群24,2
8は、フィルタ切換信号に応じてフィルタ切換駆動回路
48から出力される制御信号により、複数のフィルタ2
6a,26b,26cのいずれか1つが信号ラインに介
装されて導通状態となり、他の2つが遮断状態となるよ
うに、ON/OFF制御される。第1と第2のスイッチ
群24,28と複数のフィルタ26a,26b,26c
およびフィルタ切換駆動回路48により、帯域幅可変フ
ィルタ部が形成される。
Then, the first and second switch groups 24, 2
Reference numeral 8 denotes a plurality of filters 2 based on a control signal output from the filter switching drive circuit 48 in response to the filter switching signal.
ON / OFF control is performed so that any one of 6a, 26b, and 26c is interposed in the signal line to be in a conductive state, and the other two are in a cutoff state. First and second switch groups 24, 28 and a plurality of filters 26a, 26b, 26c
The filter switching drive circuit 48 forms a variable bandwidth filter unit.

【0005】なお、帯域幅可変フィルタ部の通過帯域幅
は、目的受信周波数の受信信号のレベルと、その近傍に
ある他局の送信周波数の受信信号のレベルの相対比較等
によって図示しない自動調整手段から出力されるフィル
タ切換信号に応じて適宜に切り換え設定される。また
は、ユーザーがスピーカ40から出力される音声の質に
基づいて、近接妨害による了解度の低下等を改善すべ
く、帯域幅可変フィルタの通過帯域幅がマニュアル操作
によって適宜に切り換え設定される。
The pass band width of the bandwidth variable filter unit is automatically adjusted by a relative comparison between the level of the received signal at the target receiving frequency and the level of the received signal at the transmitting frequency of another station in the vicinity thereof, etc. Are appropriately set in accordance with the filter switching signal output from. Alternatively, based on the quality of the sound output from the speaker 40 by the user, the pass bandwidth of the bandwidth variable filter is appropriately switched and set by a manual operation in order to improve a decrease in intelligibility due to proximity interference or the like.

【0006】[0006]

【発明が解決しようとする課題】上述の従来の受信機に
あっては、パルス性ノイズを除去するためのノイズゲー
ト22およびフィルタ26a,26b,26cを切り換
えるための第1と第2のスイッチ群24,28のそれぞ
れが中間周波数信号を減哀させる要因となり、充分に満
足できるものでない。
In the above-mentioned conventional receiver, the first and second switch groups for switching the noise gate 22 for removing the pulse noise and the filters 26a, 26b, 26c. Each of the factors 24 and 28 is a factor that degrades the intermediate frequency signal and is not sufficiently satisfactory.

【0007】しかも、かかる受信機を小型化を目的とし
て各構成部品の作用を詳細に検討するならば、ノイズブ
ランカ回路20のノイズゲート22と第1と第2のスイ
ッチ群24,28とは、ともに第1の中間周波信号の信
号ラインに介装されてON/OFF制御されるスイッチ
であり、共用化が可能であることが知見される。
Furthermore, if the operation of each component is examined in detail for the purpose of downsizing the receiver, the noise gate 22 of the noise blanker circuit 20 and the first and second switch groups 24 and 28 are Both are switches that are interposed in the signal line of the first intermediate frequency signal and that are ON / OFF controlled, and it is found that they can be shared.

【0008】本発明は、かかる事情に鑑みてなされたも
ので、中間周波信号を減衰させる要因を減少させるとと
もに、部品点数を削減し得る受信機を提供することを目
的とする。
The present invention has been made in view of the above circumstances, and has as its object to provide a receiver capable of reducing the number of components while reducing factors for attenuating an intermediate frequency signal.

【0009】[0009]

【課題を解決するための手段】かかる目的を達成するた
めに、本発明の受信機は、中間周波信号に含まれるパル
ス性ノイズを検出するノイズ検出回路と、通常帯域幅の
異なる複数のフィルタをスイッチ群のON/OFF制御
により導通または遮断して中間周波信号通過帯域幅を調
整する帯域幅可変フィルタ部と、を備える受信機におい
て、前記ノイズ検出回路から出力されるノイズ検出信号
が所定値以上のレベルであると、前記スイッチ群をOF
F制御して前記フィルタのいずれをも遮断するように構
成されている。
In order to achieve the above object, a receiver according to the present invention comprises a noise detection circuit for detecting pulse noise contained in an intermediate frequency signal, and a plurality of filters having different bandwidths. A noise detection signal output from the noise detection circuit is equal to or more than a predetermined value in a receiver including: a bandwidth variable filter unit that adjusts an intermediate frequency signal pass bandwidth by conducting or blocking by ON / OFF control of a switch group. At the level of
It is configured to perform F control to shut off any of the filters.

【0010】[0010]

【作 用】ノイズ検出回路で出力されるノイズ検出信号
に応じてスイッチ群がOFF制御されるので、このスイ
ッチ群によりパルス性ノイズの通過が阻止される。した
がって、スイッチ群は、フィルタを切り換えるためのス
イッチ機能と、従来のノイズブランカ回路のノイズゲー
トの機能の双方を奏する。
The switch group is turned off in accordance with the noise detection signal output from the noise detection circuit, so that the switch group prevents the passage of pulse noise. Therefore, the switch group has both a switch function for switching a filter and a noise gate function of a conventional noise blanker circuit.

【0011】[0011]

【実施例】以下、本発明の実施例について、図1を参照
して説明する。図1は、本発明の受信機の一実施例のブ
ロック回路図である。図1において、図2と同一回路ブ
ロックには同一符号を付けて重複する説明を省略する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of the present invention will be described below with reference to FIG. FIG. 1 is a block circuit diagram of an embodiment of a receiver according to the present invention. 1, the same circuit blocks as those in FIG. 2 are denoted by the same reference numerals, and redundant description will be omitted.

【0012】図1において、図2と相違するところは以
下の通りである。まず、第1の中間周波増幅回路18か
ら出力された第1の中間周波信号が、直接に第1のスイ
ッチ群24に与えられる。また、第1の中間周波信号の
一部が、従来のノイズブランカ回路20に代えて、ノイ
ズ検出回路50のノイズアンプ42に与えられ、その増
幅出力がノイズ検波器44に与えられる。そして、第1
の中間周波信号にパルス性ノイズ等が含まれていれば、
ノイズ検波器44から出力されるノイズ検出信号がフィ
ルタOFF制御回路52に与えられる。さらに、フィル
タOFF制御回路52によりノイズ検出信号のなかから
所定値以上のレベルのノイズ検出信号が抽出されてOF
F信号としてフィルタ切換駆動回路54に与えられる。
そこで、このフィルタ切換駆動回路54は、OFF信号
が与えられるとフィルタ切換信号に優先して第1と第2
のスイッチ群24,28の双方またはいずれか一方をす
べてOFF制御とする。
FIG. 1 differs from FIG. 2 in the following. First, the first intermediate frequency signal output from the first intermediate frequency amplifier circuit 18 is directly supplied to the first switch group 24. Further, a part of the first intermediate frequency signal is supplied to the noise amplifier 42 of the noise detection circuit 50 instead of the conventional noise blanker circuit 20, and the amplified output is supplied to the noise detector 44. And the first
If the intermediate frequency signal contains pulse noise, etc.,
The noise detection signal output from the noise detector 44 is supplied to the filter OFF control circuit 52. Further, a noise detection signal having a level equal to or higher than a predetermined value is extracted from the noise detection signal by the filter
The signal is supplied to the filter switching drive circuit 54 as an F signal.
Therefore, when the OFF signal is supplied, the filter switching drive circuit 54 gives priority to the first and second filter switching signals.
And either or both of the switch groups 24 and 28 are turned off.

【0013】なお、ノイズ検出回路50は、従来のノイ
ズブランカ回路20の一部であるノイズアンプ42とノ
イズ検波器44で形成され、フィルタOFF制御回路5
2は、ノイズブランカ回路20のゲート制御回路46に
相当し、その制御対象が相違するものにすぎない。
The noise detection circuit 50 is formed by a noise amplifier 42 and a noise detector 44 which are a part of the conventional noise blanker circuit 20.
Numeral 2 corresponds to the gate control circuit 46 of the noise blanker circuit 20, and its control target is only different.

【0014】かかる構成にあっては、第1の中間周波信
号にパルス性ノイズが含まれていて、ノイズ検出回路5
0からノイズ検出信号が出力されると、第1と第2のス
イッチ群24,28の少なくとも一方がOFF制御され
るので、パルス性ノイズの通過が阻止されて、従来のノ
イズブランカ回路20と同様に機能し、パルス性ノイズ
の除去された第1の中間周波信号が第2の中間周波増幅
回路30に与えられる。したがって、従来のノイズゲー
ト22が信号ラインから省かれたにもかかわらず、従来
と同様の機能を奏する。そして、信号ラインに介装され
るスイッチの個数が減った分だけ、中間周波信号を減衰
させる要因を減少させることができる。
In this configuration, the first intermediate frequency signal contains pulse noise, and the noise detection circuit 5
When a noise detection signal is output from 0, at least one of the first and second switch groups 24 and 28 is controlled to be OFF, so that the passage of pulse noise is prevented, and the same as the conventional noise blanker circuit 20 is performed. The first intermediate frequency signal from which the pulse noise has been removed is supplied to the second intermediate frequency amplifier circuit 30. Therefore, although the conventional noise gate 22 is omitted from the signal line, the same function as the conventional one is achieved. Then, the factor for attenuating the intermediate frequency signal can be reduced by the number of switches interposed in the signal line.

【0015】また、ノイズゲート22が省かれること
で、部品点数が減少し、回路構成のためにプリント配線
基板が必要とする面積を小さくすることができ、受信機
の小型化に好適である。
Further, the elimination of the noise gate 22 reduces the number of components, reduces the area required for the printed wiring board for the circuit configuration, and is suitable for downsizing the receiver.

【0016】なお、上記実施例にあっては、ノイズ検出
回路50のノイズ検出信号がフィルタOFF制御回路5
2を介してフィルタ切換駆動回路54に与えられている
が、ノイズ検出信号がフィルタ切換駆動回路54に直接
与えられても良く、ノイズ検出信号に応じて第1と第2
のスイッチ群24,28の少なくとも一方がOFF制御
されてパルス性ノイズの通過が阻止されれば、いかなる
構成であっても良い。
In the above embodiment, the noise detection signal from the noise detection circuit 50
2, the noise detection signal may be directly supplied to the filter switching drive circuit 54, and the first and second noise detection signals may be supplied to the filter switching drive circuit 54 in accordance with the noise detection signal.
Any configuration may be used as long as at least one of the switch groups 24 and 28 is controlled to be OFF to prevent the passage of pulse noise.

【0017】[0017]

【発明の効果】以上説明したところから明らかなよう
に、本発明の受信機は以下のごとき格別な効果を奏す
る。
As is clear from the above description, the receiver of the present invention has the following special effects.

【0018】信号からパルス性ノイズを除去するための
スイッチと、通過帯域幅の異なるフィルタを切り換え設
定するためのスイッチが共用されるので、信号ラインに
介装されるスイッチの個数が減少し、それだけ中間周波
信号を減衰させる要因の減少が図られる。
Since a switch for removing pulse noise from a signal and a switch for switching and setting filters having different passbands are shared, the number of switches interposed in a signal line is reduced. The factor for attenuating the intermediate frequency signal is reduced.

【0019】また、共用により従来のノイズブランカ回
路のノイズゲートに相当するスイッチが省かれるので、
部品点数が減少し、これに伴ない回路構成のためにプリ
ント配線基板が必要とする面積を小さくすることがで
き、受信機の小型化に好適である。
In addition, since the switch corresponding to the noise gate of the conventional noise blanker circuit is omitted by sharing,
The number of components is reduced, and the area required for the printed wiring board for the circuit configuration accompanying this can be reduced, which is suitable for downsizing the receiver.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の受信機の一実施例のブロック回路図で
ある。
FIG. 1 is a block circuit diagram of an embodiment of a receiver according to the present invention.

【図2】ノイズブランカ回路と帯域幅可変フィルタ部と
を備える従来の受信機の一例のブロック回路図である。
FIG. 2 is a block circuit diagram of an example of a conventional receiver including a noise blanker circuit and a variable bandwidth filter unit.

【符号の説明】[Explanation of symbols]

18 第1の中間周波増幅回路 24 第1のスイッチ群 26a,26b,26c フィルタ 28 第2のスイッチ群 42 ノイズアンプ 44 ノイズ検波器 50 ノイズ検出回路 52 フィルタOFF制御回路 54 フィルタ切換駆動回路 Reference Signs List 18 first intermediate frequency amplifier circuit 24 first switch group 26a, 26b, 26c filter 28 second switch group 42 noise amplifier 44 noise detector 50 noise detection circuit 52 filter OFF control circuit 54 filter switching drive circuit

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 中間周波信号に含まれるパルス性ノイズ
を検出するノイズ検出回路と、通過帯域幅の異なる複数
のフィルタをスイッチ群のON/OFF制御により導通
または遮断して中間周波信号通過帯域幅を調整する帯域
幅可変フィルタ部と、を備える受信機において、前記ノ
イズ検出回路から出力されるノイズ検出信号が所定値以
上のレベルであると、前記スイッチ群をOFF制御して
前記フィルタのいずれをも遮断するように構成したこと
を特徴とする受信機。
1. A noise detection circuit for detecting a pulse noise included in an intermediate frequency signal, and a plurality of filters having different pass bandwidths are turned on or off by controlling ON / OFF of a switch group to thereby pass the intermediate frequency signal pass bandwidth. And a bandwidth variable filter unit that adjusts, when the noise detection signal output from the noise detection circuit is at a level equal to or higher than a predetermined value, the switch group is turned off to control any of the filters. Characterized in that the receiver is also configured to shut off.
JP05969393A 1993-02-24 1993-02-24 Receiving machine Expired - Lifetime JP3169469B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP05969393A JP3169469B2 (en) 1993-02-24 1993-02-24 Receiving machine

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP05969393A JP3169469B2 (en) 1993-02-24 1993-02-24 Receiving machine

Publications (2)

Publication Number Publication Date
JPH06252788A JPH06252788A (en) 1994-09-09
JP3169469B2 true JP3169469B2 (en) 2001-05-28

Family

ID=13120552

Family Applications (1)

Application Number Title Priority Date Filing Date
JP05969393A Expired - Lifetime JP3169469B2 (en) 1993-02-24 1993-02-24 Receiving machine

Country Status (1)

Country Link
JP (1) JP3169469B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2272172B1 (en) * 2008-04-08 2018-06-06 Telefonaktiebolaget LM Ericsson (publ) Communications unit and method for detecting pulse interference

Also Published As

Publication number Publication date
JPH06252788A (en) 1994-09-09

Similar Documents

Publication Publication Date Title
JPH05335855A (en) Radio receiver
US4510624A (en) Noise blanking arrangement to minimize blanker splatter
JP3604274B2 (en) Receiver with RF-AGC circuit
JPH08154061A (en) Broadcasting signal receiver
US5722060A (en) Radio receiver
CA2276797C (en) Method for improving the wanted signal in a radio receiving unit
KR100318901B1 (en) Apparatus for controlling inter modulation distortion(imd) in cdma rf terminal equipment
US5537675A (en) Splatter controlling noise blanker
CA2124470C (en) Radio receiver with increased dynamic range
JP3169469B2 (en) Receiving machine
US4357712A (en) Radio receiver
JPH07183822A (en) Reception circuit provided with function for preventing malfunction due to high level disturbing wave of adjacent channel
KR100856328B1 (en) Television tuner with signal path switching function
JPH06140949A (en) Noise reduction device
JPH0337771B2 (en)
JP3315507B2 (en) Receiving machine
JPH06291688A (en) Receiver
JPS6241467Y2 (en)
JPH0779171A (en) Receiver
JPH0139004Y2 (en)
JP2004215151A (en) Digital/analog common tuner
JPS63131608A (en) Agc circuit for intermediate frequency amplifier
JPH07143018A (en) Am radio receiver
JP2000183784A (en) Narrow band interference wave suppression device and communication unit using it
JPH09312539A (en) Receiver attenuator circuit

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090316

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100316

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110316

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110316

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120316

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120316

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120316

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130316

Year of fee payment: 12

EXPY Cancellation because of completion of term