JP3016312B2 - Nonlinear processor control circuit of echo canceller - Google Patents

Nonlinear processor control circuit of echo canceller

Info

Publication number
JP3016312B2
JP3016312B2 JP4231083A JP23108392A JP3016312B2 JP 3016312 B2 JP3016312 B2 JP 3016312B2 JP 4231083 A JP4231083 A JP 4231083A JP 23108392 A JP23108392 A JP 23108392A JP 3016312 B2 JP3016312 B2 JP 3016312B2
Authority
JP
Japan
Prior art keywords
signal
level
sing
circuit
output signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP4231083A
Other languages
Japanese (ja)
Other versions
JPH0685716A (en
Inventor
厚志 長谷川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP4231083A priority Critical patent/JP3016312B2/en
Publication of JPH0685716A publication Critical patent/JPH0685716A/en
Application granted granted Critical
Publication of JP3016312B2 publication Critical patent/JP3016312B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は、衛星通信あるいは会議
電話などに用いられるエコーサプレッサのノンリニアプ
ロセッサ制御(NLP)回路に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a non-linear processor control (NLP) circuit of an echo suppressor used for satellite communication or conference telephone.

【0002】[0002]

【従来の技術】エコーサプレッサは信号の受信側におい
て、ハイブリットトランスのインピーダンス不整合によ
る受信信号の送信信号側への廻り込み、即ちエコーを消
去するものであり、NLP回路はこのエコーサプレッサ
本体の送信信号側に設けられ、本来シングルトーク時
(送話側信号がない)にエコーキャンセラによってエコ
ー消去しきられずに残る信号、すなわち残差信号を抑圧
するための回路である。
2. Description of the Related Art On the signal receiving side, an echo suppressor is used to cancel a received signal sneaking into a transmission signal side due to impedance mismatch of a hybrid transformer, that is, to cancel an echo. This circuit is provided on the signal side, and suppresses a signal which is not completely canceled by the echo canceller at the time of single talk (there is no signal on the transmitting side), that is, a signal for suppressing a residual signal.

【0003】従来、この種のエコーキャンセラのNRP
回路は図3に示す構成である。図3において、送話側話
者21の送話信号はハイブリットトランス22を通り送
信入力信号201となりエコーキャンセラ本体23を通
り送信出力信号202となりNRP回路側に入る。ここ
で送話信号はスルーであるがエコーの残差信号は更に抑
圧され出力信号203として伝送路側に送出する。
Conventionally, the NRP of this type of echo canceller
The circuit has the configuration shown in FIG. In FIG. 3, the transmission signal of the transmission-side speaker 21 passes through the hybrid transformer 22, becomes the transmission input signal 201, passes through the echo canceller main body 23, becomes the transmission output signal 202, and enters the NRP circuit side. Here, the transmission signal is through, but the residual signal of the echo is further suppressed and transmitted as an output signal 203 to the transmission line side.

【0004】伝送路側からの受信入力信号204はNR
P回路24、エコーキャンセラ本体23でレベル検出さ
れると同時にハイブリットトランス22を通り送話側話
者21に送出される。このハイブリットトランス22を
通過する際に送話側話者21側とのインピーダンス不整
合に原因する廻り込み、即ちエコー205が発生し受信
入力信号204が送信側に廻り込む。エコーサプレッサ
本体23はこのエコーを受信入力信号204と送信出力
信号202とを参照し適応型FIR形フィルタにより推
定し、送信入力信号201から推定エコーを引いてキャ
ンセルするが、完全にキャンセルはできないので残差信
号が送信出力信号202として出力される。
[0004] The received input signal 204 from the transmission path side is NR
At the same time as the level is detected by the P circuit 24 and the echo canceller main body 23, the signal is transmitted to the transmitting speaker 21 through the hybrid transformer 22. When the signal passes through the hybrid transformer 22, the signal is wrapped around due to impedance mismatch with the speaker 21 on the transmitting side, that is, an echo 205 is generated and the input signal 204 is wrapped around to the transmitting side. The echo suppressor main body 23 estimates the echo by an adaptive FIR filter with reference to the reception input signal 204 and the transmission output signal 202, and cancels the estimated echo by subtracting the estimated echo from the transmission input signal 201. However, the echo cannot be completely canceled. The residual signal is output as a transmission output signal 202.

【0005】次にNLP回路24の動作について説明す
る。先ずシングルトークかつエコー消去された状態を検
出することを第1の段階とし、その状態の時に残差信号
を抑圧し送信出力信号とすることを第2の段階とする。
この第1の段階は受信入力信号204(RIN 信号と呼
ぶ)のある時間平均化したレベル測定をレベル測定回路
30で行い、送信出力信号202、この場合残差信号
(E 信号と呼ぶ)のある時間平均化したレベル測定をレ
ベル測定回路27で行い、それぞれレベルを判断し、RI
N 信号があるレベルより大きく、E 信号があるレベルよ
り小さい場合にシングルトークかつエコー消去された状
態とレベル判断回路28,29でそれぞれ判断する。第
2の段階は、この第1の段階の判断からE 信号を抑圧回
路25で抑圧し出力信号203として送出するか、E 信
号を抑圧せずにそのまま送出するかを切替回路26で切
り替える。
Next, the operation of the NLP circuit 24 will be described. First, a first stage is to detect a state in which single talk and echo have been canceled, and a second stage is to suppress a residual signal and use it as a transmission output signal in that state.
In this first stage, a certain time-averaged level measurement of the received input signal 204 (referred to as the RIN signal) is performed by the level measuring circuit 30, which includes the transmitted output signal 202, in this case a residual signal (referred to as the E signal). The time-averaged level measurement is performed by the level measurement circuit 27, and the level is determined.
When the N signal is higher than a certain level and the E signal is lower than a certain level, the level determination circuits 28 and 29 determine the state in which single talk and echo have been canceled, respectively. In the second stage, the switching circuit 26 switches whether the E signal is suppressed by the suppression circuit 25 and transmitted as the output signal 203 or whether the E signal is transmitted without being suppressed without being suppressed based on the determination in the first stage.

【0006】[0006]

【発明が解決しようとする課題】従来の方法では残差信
号を抑圧するのをシングルトーク時かつエコー消去状態
に限っていたため、例えば、送信入力信号に回線ノイズ
や送信側話者からのルームノイズなどの成分がある場合
に、シングルトークかつエコー消去状態の後、受話信
号、送話信号共に無音になったときこのノイズ成分が送
信出力信号になる。送話出力信号は残差信号の抑圧され
た信号からノイズ成分の残る信号にかわり、受話者に違
和感を与え通話品質を低下させる。また双方向通話時
(受話信号、送話信号が交錯する状態)においてはシン
グルトーク、エコー消去の状態に途切れ途切れになる場
合があり、これも通話品質を低下させるという問題点が
ある。
In the conventional method, the suppression of the residual signal is limited to the time of single talk and the echo cancellation state. For example, line noise or room noise from the transmitting side speaker is included in the transmission input signal. When there is such a component, after the single talk and echo cancellation state, when both the reception signal and the transmission signal become silent, this noise component becomes the transmission output signal. The transmission output signal replaces the signal in which the residual signal is suppressed with the signal in which the noise component remains, giving the listener a sense of incongruity and deteriorating the communication quality. Also, during a two-way call (a state in which a received signal and a transmitted signal are interlaced), the state of single talk and echo cancellation may be interrupted, which also has the problem of deteriorating call quality.

【0007】[0007]

【課題を解決するための手段】本発明のエコーキャンセ
ラのノンリニアプロセッサ制御回路は、受信信号が送
号側に回り込むエコーを受信信号と送信信号とを参照
し適応型FIR形フィルタにより推定し前記送信信号か
ら前記推定した推定エコーを引いた残差信号を送信出力
信号として出力するエコーキャンセラ部の前記送信出力
信号を入力し所定のレベルまで抑圧する抑圧回路と、前
記送信出力信号を入力し入力レベルを高低2つの所定の
基準値と比較し入力レベルが高い方の前記基準値より大
きい場合は「1」低い方の前記基準値より小さい場合は
「0」高低2つの前記基準値の中間にある場合は「2」
とする第1の切替信号を出力する第1のレベル検出部
と、前記受信信号と前記送信出力信号とを入力しそのレ
ベル差を検出しこのレベル差が所定の基準値より大きい
場合は「0」小さい場合は「1」とする第2の切替信号
を出力する第2のレベル検出部と、前記抑圧回路の出力
信号と前記送信出力信号とを入力し前記第1の切替信号
と前記第2の切替信号とを参照し前記第1の切替信号が
「1」の場合は前記第2の切替信号の値にかかわらず前
記送信出力信号を出力し前記第1の切替信号が「0」の
場合は前記第2の切替信号の値にかかわらず前記抑圧回
路の出力信号を出力し前記第1の切替信号が「2」の場
合は前記第2の切替信号が「1」であれば前記送信出力
信号を「0」であれば前記抑圧回路の出力信号をそれぞ
れ出力する切替回路とを備えている。
Means for Solving the Problems] nonlinear processor control circuit of the echo canceller of the present invention, sends the No. receiving Sing Sing
Shin output signal feed a residual signal by subtracting the estimated echo and the estimated from the feed No. Sing Sing estimated by the adaptive FIR type filter with reference to the Sing Sing Nos feed and No. receiving Sing Sing echo sneaking into signal side A suppression circuit for inputting the transmission output signal of the echo canceller unit and outputting the transmission output signal as a predetermined level ;
The input level is higher than the reference value, which is higher than the reference value.
If the threshold is less than "1",
“0” is “2” when it is between the two high and low reference values.
A first level detector for outputting a first switching signal, the inputs receiving Sing Sing No. and with said transmission output signal detects the level difference this level difference is larger than a predetermined reference value to
A second level detection unit that outputs a second switching signal, which is set to “0” when it is smaller and “1” when it is smaller, and an output of the suppression circuit.
A signal and the transmission output signal, the first switching signal
And the second switching signal, and the first switching signal is
In the case of "1", regardless of the value of the second switching signal,
And outputs the transmission output signal, and the first switching signal is "0".
In the case, the suppression circuit is independent of the value of the second switching signal.
Output signal of the road, and when the first switching signal is "2",
If the second switching signal is "1", the transmission output
If the signal is "0", the output signal of the suppression circuit
And a switching circuit for outputting the output .

【0008】[0008]

【実施例】次に本発明の一実施例について図面を参照し
て説明する。図1は本実施例のブロック図、図2は図1
におけるレベル判断の基準を示す特性図である。図1に
おいて、送話側話者1、ハイブリットトランス2、エコ
ーキャンセラ本体3は図3に示した従来例と同じ構成の
ものである。
Next, an embodiment of the present invention will be described with reference to the drawings. FIG. 1 is a block diagram of the present embodiment, and FIG.
FIG. 6 is a characteristic diagram showing a criterion for level determination in FIG. In FIG. 1, a transmitting side talker 1, a hybrid transformer 2, and an echo canceller main body 3 have the same configuration as the conventional example shown in FIG.

【0009】以下NLP回路4の動作について説明す
る。レベル測定回路7は、送信出力信号102(この場
合エコー105の残差信号をいう)を入力しレベルを時
間平均化してレベル信号106を出力する。レベル判断
回路8は、このレベル信号106を2つの基準レベル
(TH-L,TH-H,TH-L < TH-H とする)より大きいか小さい
か比較し、TH-Lより小さい場合「0」,TH-Hより大きい
場合「1」,TH-LからTH-Hの場合「2」の切替信号を切
替回路6に出力する。また、レベル測定回路10は受信
入力信号104を入力し、このレベルを時間平均したレ
ベル信号107を出力する。レベル比較回路9は、この
レベル信号107とレベル測定回路7のレベル信号10
6とを入力しこの両者の信号レベル差(レベル信号10
6−レベル信号107)が基準レベルAより大きい場合
は「0」,小さい場合は「1」の切替信号を切替回路6
へ出力する。
The operation of the NLP circuit 4 will be described below. The level measurement circuit 7 receives the transmission output signal 102 (in this case, the residual signal of the echo 105), averages the level over time, and outputs a level signal 106. The level judging circuit 8 compares the level signal 106 to be higher or lower than two reference levels (TH-L, TH-H, TH-L <TH-H). , And a switching signal of “1” when it is larger than TH-H, and a switching signal of “2” when it is TH-L to TH-H. The level measuring circuit 10 receives the input signal 104, and outputs a level signal 107 obtained by time-averaging the level. The level comparison circuit 9 compares the level signal 107 with the level signal 10 of the level measurement circuit 7.
6 and a signal level difference between them (level signal 10
When the 6-level signal 107) is greater than the reference level A, the switching signal is "0", and when it is smaller, the switching signal is "1".
Output to

【0010】切替回路6はこの2つの切替信号を入力し
図3に示す判断を行う。即ち、 判断1 レベル信号106がTH-Lより小さい場合、他
の判断にかかわらず残差信号は抑圧する(NLP−O
N)。
The switching circuit 6 receives these two switching signals and makes the determination shown in FIG. That is, when the decision 1 level signal 106 is smaller than TH-L, the residual signal is suppressed regardless of other decisions (NLP-O
N).

【0011】判断2 レベル信号106がTH-Hより大
きい場合、他の判断にかかわらず残差信号は抑圧しない
(NLP−OFF)。
Decision 2 If the level signal 106 is greater than TH-H, the residual signal is not suppressed (NLP-OFF) regardless of other decisions.

【0012】判断3 レベル信号106がTH-L〜TH-H
の間にある場合、レベル信号106−レベル信号107
の差が基準レベルAより大きいならばNLP−ON。
Judgment 3 When the level signal 106 is TH-L to TH-H
, The level signal 106 -the level signal 107
Is larger than the reference level A, NLP-ON.

【0013】レベル信号106−レベル信号107の差
が基準レベルAより小さいならばNLP−OFF。
If the difference between the level signal 106 and the level signal 107 is smaller than the reference level A, NLP-OFF.

【0014】切替回路6は、この判断に基づき抑圧回路
により抑圧された出力信号あるいは残差信号、即ち送信
出力信号102を抑圧せずそのまま出力するか切替えて
出力信号103として出力する。
The switching circuit 6 switches the output signal or the residual signal, ie, the transmission output signal 102, which has been suppressed by the suppression circuit based on this determination, without changing the output, or as it is, and outputs it as the output signal 103.

【0015】[0015]

【発明の効果】以上説明したように本発明においては、
残差信号を抑圧する第1条件を残差信号のレベルのみと
したので、受話信号、送話信号共に無音の時にも抑圧す
ることになり、回線などのノイズ成分を除去することが
出来る。また、残差信号を抑圧する第2の条件を、受信
入力信号レベルと残差信号とのレベルを比較その差とす
ることにより、双方向通話時におけるの途切れもなくな
り通話品質低下を解消する効果がある。
As described above, in the present invention,
Since the first condition for suppressing the residual signal is only the level of the residual signal, the received signal and the transmitted signal are suppressed even when there is no sound, so that a noise component such as a line can be removed. Further, by setting the second condition for suppressing the residual signal to be the difference between the level of the received input signal and the level of the residual signal, there is no interruption during two-way communication and the effect of reducing the deterioration of communication quality is eliminated. There is.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例を示すブロック図である。FIG. 1 is a block diagram showing one embodiment of the present invention.

【図2】図1における切替条件を示す特性図である。FIG. 2 is a characteristic diagram showing switching conditions in FIG.

【図3】従来例のブロック図である。FIG. 3 is a block diagram of a conventional example.

【符号の説明】[Explanation of symbols]

1 送話側話者 2 ハイブリットトランス 3 エコーキャンセラ本体 4 NLP回路 7,10 レベル測定回路 8 レベル判断回路 9 レベル比較回路 6 切替回路 5 抑圧回路 101 送信入力信号 102 送信出力信号(残差信号) 103 NLP出力信号 104 受信入力信号 REFERENCE SIGNS LIST 1 transmitter speaker 2 hybrid transformer 3 echo canceller main body 4 NLP circuit 7, 10 level measurement circuit 8 level determination circuit 9 level comparison circuit 6 switching circuit 5 suppression circuit 101 transmission input signal 102 transmission output signal (residual signal) 103 NLP output signal 104 Receive input signal

フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H04B 1/76 - 3/44 H04B 3/50 - 3/60 H04B 7/005 - 7/015 Continuation of the front page (58) Field surveyed (Int.Cl. 7 , DB name) H04B 1/76-3/44 H04B 3/50-3/60 H04B 7/005-7/015

Claims (2)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 受信信号が送信信号側に回り込むエコー
を受信信号と送信信号とを参照し適応型FIR形フィル
タにより推定し前記送信信号から前記推定した推定エコ
ーを引いた残差信号を送信出力信号として出力するエコ
ーキャンセラ部の前記送信出力信号を入力し所定のレベ
ルまで抑圧する抑圧回路と、前記送信出力信号を入力し
入力レベルを高低2つの所定の基準値と比較し入力レベ
ルが高い方の前記基準値より大きい場合は「1」低い方
の前記基準値より小さい場合は「0」高低2つの前記基
準値の中間にある場合は「2」とする第1の切替信号を
出力する第1のレベル検出部と、前記受信信号と前記送
信出力信号とを入力しそのレベル差を検出しこのレベル
差が所定の基準値より大きい場合は「0」小さい場合は
「1」とする第2の切替信号を出力する第2のレベル検
出部と、前記抑圧回路の出力信号と前記送信出力信号と
を入力し前記第1の切替信号と前記第2の切替信号とを
参照し前記第1の切替信号が「1」の場合は前記第2の
切替信号の値にかかわらず前記送信出力信号を出力し前
記第1の切替信号が「0」の場合は前記第2の切替信号
の値にかかわらず前記抑圧回路の出力信号を出力し前記
第1の切替信号が「2」の場合は前記第2の切替信号が
「1」であれば前記送信出力信号を「0」であれば前記
抑圧回路の出力信号をそれぞれ出力する切替回路とを備
えることを特徴とするエコーキャンセラのノンリニアプ
ロセッサ制御回路。
1. A echoes around to receive Sing Sing No. is sent Sing Sing No. side with reference to the Sing Sing Nos feed and No. receiving Sing Sing estimated by the adaptive FIR type filter estimation with the estimated from the feed No. Sing Sing echo canceller unit the transmission receives the output signal and suppressing circuit that suppresses to a predetermined level, the type a transmission output signal input level to high and low two predetermined output as signal output signal feed a residual signal by subtracting the echo Input level.
If the value is larger than the higher reference value, "1" is the lower value
If the value is smaller than the reference value of “0”, the two
A first level detector which if in the middle of Jun'ne outputs the first switching signal is "2", the type receiving Sing Sing No. and with said transmission output signal detects the level difference this level
If the difference is larger than a predetermined reference value, "0"
A second level detector that outputs a second switching signal that is set to “1”; an output signal of the suppression circuit and the transmission output signal;
And the first switching signal and the second switching signal
For reference, when the first switching signal is “1”, the second switching signal is “2”.
Before outputting the transmission output signal regardless of the value of the switching signal
When the first switching signal is "0", the second switching signal
Output the output signal of the suppression circuit regardless of the value of
When the first switching signal is “2”, the second switching signal is
If "1", the transmission output signal is "0",
A non-linear processor control circuit for an echo canceller, comprising: a switching circuit for outputting an output signal of the suppression circuit .
【請求項2】 前記第1のレベル検出部は前記送信出力
信号のレベルをある時間平均化して出力する第1のレベ
ル測定回路と前記第1のレベル測定回路の出力を入力し
前記第1の切替信号を出力するレベル判断回路とを備
え、前記第2のレベル検出部は前記受信信号のレベルを
ある時間平均化して出力する第2のレベル測定回路と前
記第1のレベル測定回路の出力を入力し前記第2の切替
信号を出力するレベル比較回路とを備えることを特徴と
する請求項1記載のエコーキャンセラのノンリニアプロ
セッサ制御回路。
Wherein said first level detector receives the output of the first level measurement circuit and said first level measuring circuit for outputting the time-averaged certain level of the transmission output signal <br/> and a level determining circuit for outputting the first switching signal, the second level detector and the second level measurement circuit before <br/> SL to output the time-averaged is a level of the received signal enter the output of the first level measurement circuit and the second switch
2. The non-linear processor control circuit for an echo canceller according to claim 1, further comprising a level comparison circuit for outputting a signal .
JP4231083A 1992-08-31 1992-08-31 Nonlinear processor control circuit of echo canceller Expired - Fee Related JP3016312B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4231083A JP3016312B2 (en) 1992-08-31 1992-08-31 Nonlinear processor control circuit of echo canceller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4231083A JP3016312B2 (en) 1992-08-31 1992-08-31 Nonlinear processor control circuit of echo canceller

Publications (2)

Publication Number Publication Date
JPH0685716A JPH0685716A (en) 1994-03-25
JP3016312B2 true JP3016312B2 (en) 2000-03-06

Family

ID=16918023

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4231083A Expired - Fee Related JP3016312B2 (en) 1992-08-31 1992-08-31 Nonlinear processor control circuit of echo canceller

Country Status (1)

Country Link
JP (1) JP3016312B2 (en)

Also Published As

Publication number Publication date
JPH0685716A (en) 1994-03-25

Similar Documents

Publication Publication Date Title
US4360712A (en) Double talk detector for echo cancellers
JP2626437B2 (en) Residual echo control device
US7212841B2 (en) Telephone apparatus and a communication method using such apparatus
JPH03218150A (en) Double talk detection circuit
US6516050B1 (en) Double-talk detecting apparatus, echo canceller using the double-talk detecting apparatus and echo suppressor using the double-talk detecting apparatus
US7991146B2 (en) Anti-howling structure
JP2928130B2 (en) Hands-free communication device
EP0053202B1 (en) Improved double talk detector for echo cancellers
US7539300B1 (en) Echo canceller with enhanced infinite and finite ERL detection
CA2200672C (en) Two-wire conference apparatus with echo canceler without training
JP3408254B2 (en) Nonlinear signal processing method in echo canceller
JP2000209135A (en) Echo canceller
JP3016312B2 (en) Nonlinear processor control circuit of echo canceller
JP3220979B2 (en) Voice switch
JPH08256089A (en) Echo canceler
JPH07121027B2 (en) Loud phone
JPH07226697A (en) Echo canceler, echo canceling method and transmitter/ receiver having echo canceler
JP3392498B2 (en) Call failure prevention device
US6912281B2 (en) Route delay sensitive echo cancellation
JP3404236B2 (en) Loudspeaker
JP2980141B2 (en) Center clipper circuit
CA1146289A (en) Double talk detector for echo cancellers
JPH0691482B2 (en) Double talk detection circuit
JPS6016773B2 (en) two way call detector
JPH07303072A (en) Method and device for detecting double talk

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19991124

LAPS Cancellation because of no payment of annual fees