JP2884897B2 - Redundant loop network system - Google Patents

Redundant loop network system

Info

Publication number
JP2884897B2
JP2884897B2 JP4078964A JP7896492A JP2884897B2 JP 2884897 B2 JP2884897 B2 JP 2884897B2 JP 4078964 A JP4078964 A JP 4078964A JP 7896492 A JP7896492 A JP 7896492A JP 2884897 B2 JP2884897 B2 JP 2884897B2
Authority
JP
Japan
Prior art keywords
transmission line
control information
clock
transmission
master node
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP4078964A
Other languages
Japanese (ja)
Other versions
JPH05244185A (en
Inventor
薫 吉田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP4078964A priority Critical patent/JP2884897B2/en
Publication of JPH05244185A publication Critical patent/JPH05244185A/en
Application granted granted Critical
Publication of JP2884897B2 publication Critical patent/JP2884897B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Small-Scale Networks (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は、二重化ループネットワ
ークシステムに関し、特にクロック同期方式を採用した
二重化ループネットワークシステムに関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a duplex loop network system, and more particularly to a duplex loop network system employing a clock synchronization system.

【0002】[0002]

【従来の技術】従来の二重化ループネットワークシステ
ムでは、クロック発生源としてマスタノードの代行処理
可能なスレーブノード数は制限されており、又、代行処
理可能なスレーブノードとマスタノードとは、互いに通
信を行いながら制御を行うという手法が採られていた。
2. Description of the Related Art In a conventional duplex loop network system, the number of slave nodes capable of performing alternate processing of a master node as a clock generation source is limited, and the slave node capable of performing alternate processing and the master node communicate with each other. The technique of performing control while performing was adopted.

【0003】[0003]

【発明が解決しようとする課題】この従来の方式では、
伝送路等の障害によりマスタノードの代行を行えないス
レーブノード群のみの構成となった場合、その接続が正
常であるノード間の通信もできなくなるという問題点が
あった。又、全スレーブノードをマスタノードの代行可
能とした場合でも、マスタノードと各スレーブノード間
で制御のための通信が必要となり、制御情報量が多くな
るという欠点を有していた。
In this conventional system,
In the case where only a group of slave nodes cannot act as a master node due to a failure in a transmission path or the like, there is a problem that communication between nodes whose connection is normal cannot be performed. Further, even when all the slave nodes can be substituted for the master node, communication for control is required between the master node and each slave node, and there is a disadvantage that the amount of control information increases.

【0004】[0004]

【発明の目的】本発明は、かかる従来例の有する不都合
を改善し、とくに、伝送路のいれの箇所に障害が生じ
ても正常に接続されているノード間については、その通
信を有効に維持し得る二重化ループネットワークシステ
ムを提供することを、その目的とする。
SUMMARY OF THE INVENTION The present invention provides such a conventional example improving the disadvantages possessed by, in particular, for the inter-node failure the portion of the Re not have a transmission line is properly connected even if, enable the communication It is an object of the present invention to provide a duplicated loop network system that can be maintained in a network.

【0005】[0005]

【課題を解決するための手段】本発明では、所定の制御
情報を送出するマスタノードと制御情報を受信し且つ送
出する複数のスレーブノードとを、第1の伝送路を介し
てループ状に接続すると共に、この第1の伝送路に第2
の伝送路を併設してなる二重化ネットワークシステムに
おいて、各々スレーブノード、必要に応じて伝送路の
切り替えを行なう伝送路切替機能と、制御情報の無入力
時に,受信障害信号を出力する受信障害信号出力機能
と、この受信障害信号に基づいて自己発振を行ない,外
部に対してクロック信号を出力するクロック信号出力機
能とを備えるとともに、前記第1の伝送路及び前記第2
の伝送路の両方から前記マスターノードからの制御情報
が受信される場合、前記第1の伝送路のクロックに従属
し、前記第1の伝送路又は前 記第2の伝送路の一方から
のみ前記マスターノードからの制御情報が受信される場
合、当該一方の伝送路のクロックに従属し、前記第1の
伝送路及び前記第2の伝送路の両方から前記マスターノ
ードからの制御情報が受信されず当該第1の伝送路が正
常である場合、当該第1の伝送路のクロックに従属し、
前記第1の伝送路及び前記第2の伝送路の両方のから前
記マスタノードからの制御情報が受信されず当該第1の
伝送路が障害である場合、自己発信クロックで動作す
る、という構成を採っている。これによって前述した目
的を達成しようとするものである。
According to the present invention, a master node for transmitting predetermined control information and a plurality of slave nodes for receiving and transmitting the control information are connected in a loop via a first transmission line. And the second transmission line
In a redundant network system having transmission lines of the same type, each slave node has a transmission line switching function of switching transmission lines as needed, and a reception failure signal for outputting a reception failure signal when control information is not input. An output function, a clock signal output function of performing self-oscillation based on the reception failure signal and outputting a clock signal to the outside, and the first transmission path and the second transmission path.
Control information from the master node from both transmission paths
Is received, it is dependent on the clock of the first transmission line.
And, from one of the first transmission channel or the previous SL second transmission line
Only when control information from the master node is received
If the first transmission line is dependent on the clock of the one transmission path,
The master node is transmitted from both the transmission path and the second transmission path.
No control information is received from the
If it is always, it depends on the clock of the first transmission path,
From both the first transmission path and the second transmission path
The control information from the master node is not received and the first
If the transmission line is faulty, it operates with its own clock.
That adopts a configuration that. This aims to achieve the above-mentioned object.

【0006】[0006]

【実施例】以下、本発明の一実施例を図1ないし図3
基づいて説明する。この図1ないし図3に示す実施例
は、所定の制御情報を送出するマスタノードMと制御情
報を受信し且つ送出する複数のスレーブノードS1 ,
S2 ,・・・,S4 とを、第1の伝送路としての0
系伝送路1を介してループ状に接続すると共に、この第
1の伝送路1に第2の伝送路としての1系伝送路2が併
設されている。各々スレーブノードS1 〜S4 は、
必要に応じて伝送路の切り替えを行なう伝送路切替機能
と、制御情報の無入力時に,受信障害信号を出力する受
信障害信号出力機能と、この受信障害信号に基づいて自
己発振を行ない,外部に対してクロック信号を出力する
クロック信号出力機能とを備えている。
BRIEF DESCRIPTION based <br/> an embodiment of the present invention in FIGS. The embodiment shown in FIGS. 1 to 3 has a master node M for transmitting predetermined control information and a plurality of slave nodes S1,.
, S4 are defined as 0 as the first transmission path.
The first transmission line 1 is connected to a first transmission line 2 as a second transmission line while being connected in a loop via the system transmission line 1. Slave nodes S1 to S4 are respectively:
A transmission line switching function for switching the transmission line as required, a reception failure signal output function for outputting a reception failure signal when control information is not input, and a self-oscillation based on the reception failure signal, and And a clock signal output function of outputting a clock signal.

【0007】これを更に詳述する。図1において、Mは
マスタノード、S1,S2,S3,S4はスレーブノー
ドを示す。マスタノードMは、0系,1系両方の伝送路
へ制御情報を送出する。0系,1系全て正常であるの
で、全てのスレーブノードは0系,1系の両方の系から
制御情報を受信できるので各スレーブノードは0系の伝
送路のクロックに従属する。図中、CLはクロック発生
源、○印はクロック従属の選択先を示す。
This will be described in more detail. In FIG. 1, M indicates a master node, and S1, S2, S3, and S4 indicate slave nodes. The master node M sends control information to both the 0-system and 1-system transmission lines. Since all the 0-system and 1-system are normal, all the slave nodes can receive control information from both the 0-system and the 1-system. Therefore, each slave node is subordinate to the clock of the 0-system transmission line. In the figure, CL indicates a clock generation source, and ○ indicates a clock-dependent selection destination.

【0008】図2は、スレーブノードS1,S2間の伝
送路が異常となった状態のシステム図である。ここで、
スレーブノードS2,S3,S4は、0系の伝送路から
制御情報が受信されなくなり、1系の伝送路からは制御
情報が受信されるので1系の伝送路のクロックに従属す
る。スレーブノードS1は0系の伝送路から制御情報が
受信され、1系の伝送路からは制御情報は受信されない
ので、0系の伝送路のクロックに従属する。
FIG. 2 is a system diagram showing a state where the transmission path between the slave nodes S1 and S2 has become abnormal. here,
The slave nodes S2, S3, and S4 receive the control information from the transmission line of the system 0 and receive the control information from the transmission line of the system 1, and thus are slaved to the clock of the transmission line of the system 1. Since the slave node S1 receives control information from the transmission line of the 0 system and does not receive control information from the transmission line of the 1 system, the slave node S1 is dependent on the clock of the transmission line of the 0 system.

【0009】図3は、スレーブノードS1,S2間の伝
送路とスレーブノードS3,S4間の伝送路の2ケ所が
異常となった状態のシステム図である。スレーブノード
S1は0系の伝送路からのみ制御情報が受信されるの
で、0系の伝送路のクロックに従属し、スレーブノード
S4は、1系の伝送路からのみ制御情報が受信されるの
で、1系の伝送路のクロックに従属する。また、スレー
ブノードS2,S3では0系,1系の両方の伝送路から
制御情報が受信できず、スレーブノードS2は0系伝送
路の受信障害を発生しているので内部クロック動作をす
る。又スレーブノードS3は、0系伝送路の受信障害は
発生していないので、0系伝送路のクロックに従属す
る。このように、2ケ所に障害が発生した時でも、正常
な伝送路間での通信は正常に行える。
FIG. 3 is a system diagram showing a state where two transmission lines between the slave nodes S1 and S2 and the transmission line between the slave nodes S3 and S4 are abnormal. Since the slave node S1 receives control information only from the 0-system transmission line, it is dependent on the clock of the 0-system transmission line, and the slave node S4 receives control information only from the 1-system transmission line. It depends on the clock of the transmission line of the first system. In addition, the slave nodes S2 and S3 cannot receive control information from both the 0-system and 1-system transmission lines, and the slave node S2 performs an internal clock operation because a reception failure has occurred in the 0-system transmission line. The slave node S3 is subordinate to the clock of the 0-system transmission line because no reception failure has occurred in the 0-system transmission line. In this way, even when a failure occurs at two locations, communication between normal transmission paths can be performed normally.

【0010】[0010]

【発明の効果】以上説明したように、本発明によると、
マスタノードからの制御情報を増やすことなく全スレー
ブノードがクロック発生源としてのマスタノードの代行
処理が行えることから、どの箇所の伝送路が障害となっ
ても、伝送路が正常状態で接続されているノード間の通
信は正常に行うことができるという従来にない優れた二
重化ループネットワークシステムを提供することができ
る。
As described above, according to the present invention,
Since all slave nodes can substitute for the master node as a clock generation source without increasing the control information from the master node, the transmission path can be connected in a normal state even if any part of the transmission path fails. It is possible to provide an unprecedented superior duplex loop network system in which communication between existing nodes can be performed normally.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例を示す正常状態のシステム図
である。
FIG. 1 is a system diagram showing a normal state according to an embodiment of the present invention.

【図2】図1において1ケ所の伝送路が異常となった場
合の状態を示すシステム図である。
FIG. 2 is a system diagram showing a state in which one transmission line in FIG. 1 becomes abnormal.

【図3】図1において2ケ所の伝送路に異常が生じた場
合の状態を示すシステム図である。
FIG. 3 is a system diagram showing a state when an abnormality occurs in two transmission paths in FIG. 1;

【符号の説明】[Explanation of symbols]

1 第1の伝送路としての0系伝送路 2 第2の伝送路としての1系伝送路 M マスタノード S1,S2,S3,S4 スレーブノード 1 0-system transmission line as first transmission line 2 1-system transmission line as second transmission line M Master node S1, S2, S3, S4 Slave node

───────────────────────────────────────────────────── フロントページの続き (56)参考文献 特開 平5−227177(JP,A) 特開 平5−22328(JP,A) 特開 平3−207138(JP,A) 特開 平3−117245(JP,A) 特開 平2−86238(JP,A) 特開 平1−177738(JP,A) 特開 昭63−7055(JP,A) 特開 昭61−144942(JP,A) 特開 昭59−183553(JP,A) 特許2833281(JP,B2) 電子情報通信学会技術研究報告,IN 91−102,横山幸雄 他,「FDDI− ▲II▼サイクル同期方式の検討」,p ages.61−66 (58)調査した分野(Int.Cl.6,DB名) H04L 12/437 H04L 7/00 JICSTファイル(JOIS)────────────────────────────────────────────────── ─── Continuation of front page (56) References JP-A-5-227177 (JP, A) JP-A-5-22328 (JP, A) JP-A-3-207138 (JP, A) JP-A-3-207138 117245 (JP, A) JP-A-2-86238 (JP, A) JP-A 1-177738 (JP, A) JP-A-63-7555 (JP, A) JP-A-61-144942 (JP, A) JP-A-59-183553 (JP, A) Patent 2832881 (JP, B2) IEICE Technical Report, IN 91-102, Yukio Yokoyama et al. . 61-66 (58) Field surveyed (Int. Cl. 6 , DB name) H04L 12/437 H04L 7/00 JICST file (JOIS)

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 所定の制御情報を送出するマスタノード
と前記制御情報を受信し且つ送出する複数のスレーブノ
ードとを、第1の伝送路を介してループ状に接続すると
共に、この第1の伝送路に第2の伝送路を併設してなる
二重化ネットワークシステムにおいて、 前記各々スレーブノード、 必要に応じて伝送路の切り替えを行なう伝送路切替機能
と、前記制御情報の無入力時に,受信障害信号を出力す
る受信障害信号出力機能と、この受信障害信号に基づい
て自己発振を行ない,外部に対してクロック信号を出力
するクロック信号出力機能とを備えるとともに前記第1の伝送路及び前記第2の伝送路の両方から前記
マスターノードからの制御情報が受信される場合、前記
第1の伝送路のクロックに従属し、 前記第1の伝送路又は前記第2の伝送路の一方からのみ
前記マスターノードからの制御情報が受信される場合、
当該一方の伝送路のクロックに従属し、 前記第1の伝送路及び前記第2の伝送路の両方から前記
マスターノードからの制御情報が受信されず当該第1の
伝送路が正常である場合、当該第1の伝送路のクロック
に従属し、 前記第1の伝送路及び前記第2の伝送路の両方のから前
記マスタノードからの制御情報が受信されず当該第1の
伝送路が障害である場合、自己発信クロックで動作す
る、 ことを特徴とする二重化ループネットワークシステム。
A master node for transmitting predetermined control information and a plurality of slave nodes for receiving and transmitting the control information are connected in a loop via a first transmission line. In a duplicated network system in which a second transmission line is provided along with a transmission line, each of the slave nodes has a transmission line switching function of switching a transmission line as necessary, and a reception failure when no control information is input. a reception failure signal output function of outputting a signal, performs self-oscillating based on the received fault signal, Rutotomoni a clock signal output function for outputting a clock signal to the external, said first transmission line and the From both of the second transmission paths
When control information from the master node is received,
Dependent on the clock of the first transmission line, only from one of the first transmission line or the second transmission line
When control information from the master node is received,
Dependent on the clock of the one transmission line, the first transmission line and the second transmission line
The control information from the master node is not received and the first
If the transmission path is normal, the clock of the first transmission path
And is dependent on both the first transmission path and the second transmission path.
The control information from the master node is not received and the first
If the transmission line is faulty, it operates with its own clock.
That, redundant loop network system, characterized in that.
JP4078964A 1992-02-29 1992-02-29 Redundant loop network system Expired - Lifetime JP2884897B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4078964A JP2884897B2 (en) 1992-02-29 1992-02-29 Redundant loop network system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4078964A JP2884897B2 (en) 1992-02-29 1992-02-29 Redundant loop network system

Publications (2)

Publication Number Publication Date
JPH05244185A JPH05244185A (en) 1993-09-21
JP2884897B2 true JP2884897B2 (en) 1999-04-19

Family

ID=13676585

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4078964A Expired - Lifetime JP2884897B2 (en) 1992-02-29 1992-02-29 Redundant loop network system

Country Status (1)

Country Link
JP (1) JP2884897B2 (en)

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
電子情報通信学会技術研究報告,IN91−102,横山幸雄 他,「FDDI−▲II▼サイクル同期方式の検討」,pages.61−66

Also Published As

Publication number Publication date
JPH05244185A (en) 1993-09-21

Similar Documents

Publication Publication Date Title
US7167445B2 (en) Virtual line switched ring (VLSR) connection state distribution scheme
US5218604A (en) Dual-hubbed arrangement to provide a protected ring interconnection
EP1323254B1 (en) Router-level automatic protection switching
AU2001241700B2 (en) Multiple network fault tolerance via redundant network control
US7130263B1 (en) Heterogeneous connections on a bi-directional line switched ring
US6895024B1 (en) Efficient implementation of 1+1 port redundancy through the use of ATM multicast
JP2884897B2 (en) Redundant loop network system
JP2003224571A (en) Ring control node
JPS5957544A (en) Loopback control system
JP2833281B2 (en) Clock Synchronization Method for Duplex Loop Network
EP2023568B1 (en) Telecommunication system with traffic protection mechanism
EP3396878A1 (en) Method and computer system for establishing an interactive consistency property
JP2001308893A (en) Dynamic reconfiguration system for routing information in loop-type topology network
JP2867865B2 (en) Protection line switching control method
JPS6398244A (en) Transmission equipment for loop shaped network system
JP3450222B2 (en) Clock switching method in ring network
JP3003629B2 (en) Digital signal transmission circuit
US20030223380A1 (en) Ring network system
KR100433649B1 (en) Method for imposing the fail-silent characteristic in a distributed computer system and distribution unit in such a system
JPH11168487A (en) Loop communication method
JPH06326716A (en) Communication bus supervisory equipment
JPS59190755A (en) Channel duplexing system
JPH02162430A (en) Data synchronizing system for duplex system
JPH01195737A (en) Local area network
JP2003008597A (en) Clock path changeover method

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19990112

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080212

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090212

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100212

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100212

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110212

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110212

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120212

Year of fee payment: 13

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120212

Year of fee payment: 13

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130212

Year of fee payment: 14

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130212

Year of fee payment: 14