JP2628448B2 - Mirror polishing method for semiconductor substrate - Google Patents

Mirror polishing method for semiconductor substrate

Info

Publication number
JP2628448B2
JP2628448B2 JP27775393A JP27775393A JP2628448B2 JP 2628448 B2 JP2628448 B2 JP 2628448B2 JP 27775393 A JP27775393 A JP 27775393A JP 27775393 A JP27775393 A JP 27775393A JP 2628448 B2 JP2628448 B2 JP 2628448B2
Authority
JP
Japan
Prior art keywords
polishing
substrate
thickness
buffer
semiconductor substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP27775393A
Other languages
Japanese (ja)
Other versions
JPH07108455A (en
Inventor
正人 坂井
正利 福尾
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Steel Corp
Original Assignee
Sumitomo Sitix Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Sitix Corp filed Critical Sumitomo Sitix Corp
Priority to JP27775393A priority Critical patent/JP2628448B2/en
Publication of JPH07108455A publication Critical patent/JPH07108455A/en
Application granted granted Critical
Publication of JP2628448B2 publication Critical patent/JP2628448B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Mechanical Treatment Of Semiconductor (AREA)
  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】この発明は、複数の鏡面研磨装置
を用いて所要枚数の1ロット内の全数を同時に研磨し極
めて高精度の鏡面研磨が可能な半導体基板の鏡面研磨方
法に係り、半導体基板の厚みを測定して最初に無条件で
振り分けられた基板の厚みを基準に所定範囲内のものを
同一バッファに集めて、基板厚みが揃った複数枚の基板
を同一の鏡面研磨装置で同時に研磨し、高精度で高能率
の鏡面研磨を実現した半導体基板の鏡面研磨方法に関す
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a mirror polishing method for a semiconductor substrate, which is capable of polishing a required number of pieces in one lot at the same time by using a plurality of mirror polishing apparatuses, thereby enabling extremely high precision mirror polishing. The thickness of the substrate is measured, and those within a predetermined range are collected in the same buffer based on the thickness of the substrate initially unconditionally sorted, and a plurality of substrates having the same substrate thickness are simultaneously processed by the same mirror polishing apparatus. The present invention relates to a method for mirror-polishing a semiconductor substrate which is polished to realize highly accurate and highly efficient mirror-polishing.

【0002】[0002]

【従来の技術】シリコンなどの半導体基板の鏡面研磨
は、現在、片面のみを研磨する所謂片面研磨が最も一般
的である。一般的な鏡面研磨装置を説明すると、複数枚
の半導体基板を貼りつけた研磨定盤を、回転テーブルに
接着したポリウレタン樹脂等の研磨クロスに所定の圧力
で押しつけ、例えば5〜300nm程度の粒径を有する
SiO2砥粒を苛性ソーダ、アンモニア及びエタノール
アミン等のアルカリ溶液に懸濁させてpH9〜12程度
にした、いわゆるコロイダルシリカからなる研磨液を用
いて、相対的に回転させ、砥粒による機械的作用とアル
カリ溶液のエッチによる化学的作用の両方を利用するメ
カノケミカルポリッシング法にて研磨する構成からな
る。
2. Description of the Related Art At present, mirror polishing of a semiconductor substrate such as silicon is most commonly performed by so-called single-side polishing in which only one side is polished. To explain a general mirror polishing apparatus, a polishing platen on which a plurality of semiconductor substrates are attached is pressed against a polishing cloth made of polyurethane resin or the like adhered to a rotary table with a predetermined pressure, and a particle size of about 5 to 300 nm, for example. the SiO 2 abrasive grains with caustic soda, and about pH9~12 are suspended in an alkaline solution such as ammonia and ethanolamine, using a polishing solution comprising a so-called colloidal silica, it is relatively rotated, the machine according to the abrasive grains Polishing by a mechanochemical polishing method utilizing both the chemical action and the chemical action by etching of an alkaline solution.

【0003】半導体基板を研磨定盤に固定する方法に種
々の方式があり、上記のワックスなどにより貼りつける
ワックスマウント方式のものとして、特開平1−210
259号、特開平1−289657号などに示される鏡
面研磨装置があり、研磨定盤に吸着するワックスレスマ
ウント方式のものとして、特開昭64−2858号、特
開昭64−45567号などに示される鏡面研磨装置が
ある。
There are various methods for fixing a semiconductor substrate to a polishing platen, and a wax mount method of attaching with a wax or the like is disclosed in JP-A-1-210.
No. 259, Japanese Unexamined Patent Publication No. 1-289657, etc., there are mirror polishing apparatuses, and as a waxless mount type adsorbing to a polishing platen, Japanese Patent Application Laid-Open Nos. 64-2858 and 64-45567. There is a mirror polishing device shown.

【0004】[0004]

【発明が解決しようとする課題】上記の種々の構成から
なる鏡面研磨装置にはいずれも、高平坦度のみならずマ
イクロスクラッチやヘイズを除去し、加工歪みのない高
品質の研磨面を得ることが要求される一方、高品質化と
は相反する研磨能率の向上も求められている。研磨能率
の向上のために研磨速度を上げると高品質の研磨面が得
られ難くなるので、生産性向上のために複数の鏡面研磨
装置を使用するが、この場合、各装置間に研磨面のばら
つきを生じる恐れがあり、複数の鏡面研磨装置で同時に
それぞれの研磨条件一定に保持することは困難である。
In any of the mirror polishing apparatuses having the above-mentioned various structures, not only high flatness but also micro-scratch and haze can be removed to obtain a high-quality polished surface without processing distortion. On the other hand, there is also a demand for improvement in polishing efficiency, which is contrary to high quality. When the polishing rate is increased to improve the polishing efficiency, it becomes difficult to obtain a high-quality polished surface.Therefore, a plurality of mirror polishing apparatuses are used to improve productivity. Variations may occur, and it is difficult to simultaneously maintain the respective polishing conditions constant with a plurality of mirror polishing apparatuses.

【0005】特に、鏡面研磨装置に複数枚の半導体基板
を搭載して同時に研磨して生産性向上を図る場合、同時
に研磨する複数枚の半導体基板の厚みにばらつきがある
と、同一の装置内でも研磨条件並びに研磨精度が大きく
異なることとなり、複数の鏡面研磨装置ではそのばらつ
きがさらに拡大されることになる。そこで、半導体基板
の厚みを測定して、所定の範囲、例えば±2μmの範囲
内に厚みを揃えるように選定し、所定枚数となった半導
体基板を同一の鏡面研磨装置に搭載して研磨することが
考えられる。
[0005] In particular, when a plurality of semiconductor substrates are mounted on a mirror polishing apparatus to improve productivity by simultaneously polishing the semiconductor substrates, if the thickness of the plurality of semiconductor substrates to be simultaneously polished varies, even in the same apparatus. The polishing conditions and the polishing accuracy are greatly different, and the variation is further enlarged in a plurality of mirror polishing apparatuses. Therefore, the thickness of the semiconductor substrate is measured, and the thickness is selected so as to be uniform within a predetermined range, for example, a range of ± 2 μm, and the predetermined number of semiconductor substrates are mounted on the same mirror polishing apparatus and polished. Can be considered.

【0006】半導体基板の厚みを揃える場合、振り分け
方法としては、事前に各基板の厚みの標準厚み及び振り
分け厚み範囲を設定して、その数値よりバッファに入れ
る基板の絶対値を決めて、半導体基板の厚み測定を行い
測定値に応じて所定のバッファに当該基板を収納するこ
とになる。しかし、所要枚数の1ロット内の全数を同時
に研磨するに際し、多数の半導体基板をバッファに収納
して厚みを揃えていく場合、上記の如く、事前に基板の
絶対値を決めると、1ロット内の基板厚みのばらつきが
20μmあり、揃える厚みが2μmでは、10個のバッ
ファが必要となり、また各バッファ内の枚数が所定枚数
とならないバッファが多数生じて、かえって生産性を阻
害するなどの問題を生じる。さらには、搭載最大枚数に
なかなか揃わず端数枚で研磨する必要が生じた場合、研
磨条件が他の装置と同様条件とならずに得られる研磨精
度にばらつきを生じる問題がある。
When the thicknesses of the semiconductor substrates are made uniform, as a distribution method, a standard thickness of the thickness of each substrate and a distribution thickness range are set in advance, and the absolute value of the substrate to be buffered is determined from the numerical values. Is measured and the substrate is stored in a predetermined buffer according to the measured value. However, all of the required quantity in one lot
In the case where a large number of semiconductor substrates are stored in a buffer and the thicknesses are made uniform, when the absolute value of the substrates is determined in advance as described above, the variation in the substrate thickness within one lot is 20 μm, 2 μm, ten buffers are required, and a number of buffers in which the number of buffers in each buffer does not reach the predetermined number occurs, which causes problems such as impairing productivity. Further, when it is necessary to grind with a few pieces because the maximum number of pieces to be mounted is not uniform, there is a problem that the polishing conditions are not the same as those of other apparatuses and the obtained polishing accuracy varies.

【0007】この発明は、メカノケミカルポリッシング
法にて研磨する半導体基板の鏡面研磨方法において、生
産性向上のために複数の鏡面研磨装置を使用して所要枚
数の1ロット内の全数を同時に研磨するに際し、ほぼ同
様厚みの基板を効率よく揃えることが可能で、研磨能率
の向上と極めて高精度の鏡面研磨が可能な半導体基板の
鏡面研磨方法の提供を目的としている。
[0007] This invention provides a mirror polishing method for a semiconductor substrate to be polished by mechanochemical polishing method, the required sheets using a plurality of mirror-polishing apparatus in order to improve productivity
The present invention provides a mirror polishing method for a semiconductor substrate capable of efficiently polishing substrates having substantially the same thickness when simultaneously polishing all of the lots in one lot, improving the polishing efficiency, and enabling extremely high precision mirror polishing. The purpose is.

【0008】[0008]

【課題を解決するための手段】この発明は、加工歪みの
ない研磨面を得るとともに、複数の鏡面研磨装置で同時
にそれぞれの研磨条件を均等に保持して生産性の向上を
図ること目的に半導体基板の振り分け方法並びに研磨方
法について種々検討した結果、事前に厚みの基準を設定
せずに、無条件で第1バッファに入れて、2枚目の基板
厚みが1枚目の厚みから所定範囲内であれば第1バッフ
ァに振り分け、所定範囲外であれば第2バッファに振り
分け、以後各バッファに最初に振り分けられた基板を厚
みを基準に所定範囲内の厚みの基板を同一バッファに振
り分けることにより、振り分けに多数のバッファを要せ
ず、単時間で振り分けできかつ規定数に達しない端数の
バッファを多数発生させることがなく、複数の鏡面研磨
装置における研磨条件をできるだけ均等に維持でき、高
精度で高能率の鏡面研磨を実現できることを知見し、こ
の発明を完成した。また、上記の振り分けに際し、最大
搭載に達しない端数のバッファ内の半導体基板を鏡面研
磨する場合、半導体基板に掛けられる圧力を載置枚数に
応じて最大搭載時より減少させて基板にかかる面圧を所
定範囲に保持することにより、最大搭載時と同様の所定
の研磨精度が得られることを知見し、この発明を完成し
た。
SUMMARY OF THE INVENTION It is an object of the present invention to obtain a polished surface without processing distortion, and simultaneously improve the productivity by simultaneously maintaining the respective polishing conditions evenly by a plurality of mirror polishing apparatuses. As a result of various examinations on the method of allocating the substrate and the polishing method, the thickness of the second substrate is set within a predetermined range from the thickness of the first substrate without any condition being set in advance in the first buffer unconditionally. If it is out of the predetermined range, it is allocated to the second buffer, and if it is out of the predetermined range, it is allocated to the second buffer, and thereafter, the substrate initially allocated to each buffer is allocated to the same buffer based on the thickness. A large number of buffers are not required for the distribution, and a single time can be allocated, and a large number of fractional buffers that do not reach the specified number are not generated. Matter can as uniformly as possible maintaining, and knowledge to be able to realize a mirror polishing of high efficiency with high accuracy, and have completed the present invention. In addition, in the above-mentioned sorting, when the semiconductor substrate in the buffer of a fraction that does not reach the maximum mounting is mirror-polished, the pressure applied to the semiconductor substrate is reduced from the maximum mounting according to the number of sheets to be applied, and the surface pressure applied to the substrate is reduced. It has been found that by maintaining the value within a predetermined range, a predetermined polishing accuracy similar to that at the time of maximum mounting can be obtained, and the present invention has been completed.

【0009】すなわち、この発明は、表面に研磨布が貼
着された研磨布定盤と複数枚の半導体基板を配置したワ
ーク定盤とを当接させて半導体基板及び/又は研磨布表
面に溶液に砥粒を懸濁させた研磨液を供給しながら上下
定盤を相対回転運動させて研磨する鏡面研磨装置を複数
台を同時使用して所要枚数の1ロット内の全数を同時に
研磨する半導体基板の鏡面研磨方法において、半導体基
板の厚みを測定して任意の最初の1枚目を第1バッファ
に入れ、1枚目の厚みを基準に所定範囲内の厚みの基板
を同一バッファに振り分け、第1バッファの範囲外とな
る最初の基板を第2バッファに振り分け、以後各バッフ
ァに最初に振り分けられた基板の厚みを基準に所定範囲
内の厚みの基板を同一バッファに振り分け、各バッファ
内の基板を同一の鏡面研磨装置で同時に研磨することを
特徴とする半導体基板の鏡面研磨方法である。
That is, according to the present invention, a polishing cloth platen having a polishing cloth adhered to a surface thereof and a work platen on which a plurality of semiconductor substrates are arranged are brought into contact with each other to form a solution on the semiconductor substrate and / or the polishing cloth surface. Using a plurality of mirror polishers to grind by rotating the upper and lower platen plates relative to each other while supplying a polishing liquid in which abrasive grains are suspended, the required number of sheets in a lot is simultaneously processed.
In the mirror polishing method for a semiconductor substrate to be polished, the thickness of the semiconductor substrate is measured, and an arbitrary first substrate is placed in a first buffer, and a substrate having a thickness within a predetermined range based on the thickness of the first substrate is placed in the same buffer. The first substrate out of the range of the first buffer is allocated to the second buffer, and thereafter, the substrates having a thickness within a predetermined range are allocated to the same buffer based on the thickness of the substrate initially allocated to each buffer. A mirror polishing method for a semiconductor substrate, characterized in that substrates in a buffer are simultaneously polished by the same mirror polishing apparatus.

【0010】また、この発明は、上述の鏡面研磨装置を
複数台を同時使用して所要枚数の1ロット内の全数を同
時に研磨する半導体基板の鏡面研磨方法において、ワー
ク定盤に載置可能な最大枚数より少ない半導体基板を載
置する場合に、半導体基板に掛けられる圧力を載置枚数
に応じて、各基板における面内圧力を1バッチで最大枚
数を研磨する際の条件である所定面内圧力に調整するこ
とを特徴とする半導体基板の鏡面研磨方法である。
In addition, the present invention uses a plurality of the above-described mirror polishing apparatuses at the same time to make the required number of pieces in one lot the same.
In the mirror polishing method for a semiconductor substrate that is sometimes polished, when a semiconductor substrate that is smaller than the maximum number that can be placed on the work surface plate is placed, the pressure applied to the semiconductor substrate is changed according to the number of placed surfaces. A mirror polishing method for a semiconductor substrate, wherein the internal pressure is adjusted to a predetermined in-plane pressure which is a condition for polishing a maximum number of wafers in one batch.

【0011】この発明において、半導体基板の厚みを測
定しながら振り分ける際に、厚み測定、振り分け、研磨
装置への搬送等は公知の機械機構やコンピューターを使
用した制御装置を利用して、自動化が可能であり、厚み
の基準を設定せずに、1枚目の基板を無条件で第1バッ
ファに入れて、以後1枚目の基板厚みを基準に、あるい
は各バッファに最初に振り分けられた基板の厚みを基準
に所定範囲内の厚みの基板を同一バッファに振り分ける
ため、自動化並びに制御条件も容易に設定できる。ま
た、この発明において、同一バッファ内の基板の厚みの
ばらつきが5μm以下であれば高精度の研磨が実現で
き、実施例に示す4μm以下であればさらに高精度の研
磨が実現でき、最も高精度研磨を行うには2μm以下が
望ましい。
In the present invention, when allocating while measuring the thickness of the semiconductor substrate, the thickness measurement, allocating, transporting to the polishing apparatus, etc. can be automated using a known mechanical mechanism or a control device using a computer. Therefore, the first substrate is unconditionally put into the first buffer without setting a standard for the thickness, and thereafter, the first substrate is used as a reference or the first substrate is allocated to each buffer. Since the substrates having a thickness within a predetermined range are allocated to the same buffer based on the thickness, automation and control conditions can be easily set. Further, in the present invention, high-precision polishing can be realized if the variation in the thickness of the substrate in the same buffer is 5 μm or less, and even higher precision can be realized if the variation in the thickness is 4 μm or less in the embodiment. For polishing, the thickness is preferably 2 μm or less.

【0012】この発明において、半導体基板の鏡面研磨
装置はコロイダルシリカ等の研磨液を用いるメカノケミ
カルポリッシング法に使用される公知のいずれの構成の
鏡面研磨装置をも用いることができ、実施例の如く、ワ
ーク定盤の上面に複数個の吸引チャックを回転自在に載
置して回転するよう構成し、また、研磨布定盤の下面に
所定の研磨布を接着して吸引チャック上の半導体基板に
当接させたりあるいは基板の脱着時に所定位置まで昇降
可能に支持される構成など種々の構成が適宜選定でき
る。
In the present invention, the mirror polishing apparatus for a semiconductor substrate may be any known mirror polishing apparatus used in a mechanochemical polishing method using a polishing liquid such as colloidal silica. A plurality of suction chucks are rotatably mounted on the upper surface of the work surface plate to rotate, and a predetermined polishing cloth is adhered to the lower surface of the polishing cloth surface plate to attach to a semiconductor substrate on the suction chuck. Various configurations can be appropriately selected, such as a configuration in which the substrate is brought into contact with or supported so as to be able to move up and down to a predetermined position when the substrate is attached or detached.

【0013】この発明において、研磨液にはコロイダル
シリカなどメカノケミカルポリッシング法に使用される
公知のいずれの研磨用懸濁液も適用でき、砥粒もシリ
カ、アルミナなどが適宜採用され、研磨液ノズルの形状
や位置、研磨液の濃度や装置の台数や供給量等に応じて
吐出ポンプの能力を選定し、研磨液タンクから吐出ポン
プにて供給する複数機の研磨装置のいずれの研磨液も研
磨後にこれを回収し、当該研磨液タンクに戻すことが可
能な研磨液の循環供給系路を設けることにより、複数機
の研磨装置に安定して研磨液を供給し、高精度の研磨が
可能になる。また、研磨液タンクは、研磨液の供給管、
リターン管のほかに砥粒及び/又は溶液の供給管さらに
は排水管が設けられて、暫時、比重計などの濃度測定器
にて測定された研磨砥粒濃度に応じて砥粒及び/又は溶
液が補給され、研磨液タンク内の研磨砥粒濃度が所定濃
度に保持される構成も適宜選定できる。
In the present invention, any known polishing suspension used in the mechanochemical polishing method such as colloidal silica can be used as the polishing liquid. Select the capacity of the discharge pump according to the shape and position of the polishing liquid, the concentration of the polishing liquid, the number of equipment and the supply amount, etc., and polish any polishing liquid of multiple polishing equipment supplied from the polishing liquid tank by the discharge pump By recovering this later and providing a polishing liquid circulation supply path that can be returned to the polishing liquid tank, the polishing liquid can be stably supplied to a plurality of polishing apparatuses, and high-precision polishing can be performed. Become. The polishing liquid tank includes a polishing liquid supply pipe,
In addition to the return pipe, a supply pipe for abrasive grains and / or a solution and a drain pipe are provided, and for a while, the abrasive grains and / or the solution are determined according to the concentration of the abrasive grains measured by a concentration measuring instrument such as a hydrometer. Is supplied and the concentration of the abrasive grains in the polishing liquid tank is maintained at a predetermined concentration.

【0014】[0014]

【作用】この発明は、半導体基板に対して極めて高精度
の鏡面研磨が可能なように鏡面研磨条件を設定した複数
の鏡面研磨装置に、厚みを揃えた複数枚の半導体基板を
振り分け載置して研磨するに際し、半導体基板の厚みを
測定しながら最初の1枚目を第1バッファに入れ、2枚
目の基板厚みが1枚目の厚みから所定範囲外であれば第
2バッファに振り分け、3枚目が1枚目の厚みから所定
範囲内であれば第1バッファに振り分ける作業を行い、
以後1枚目あるいは各バッファに最初に振り分けられた
基板を厚みを基準に所定範囲内の厚みの基板を同一バッ
ファに振り分けることにより、所定ばらつき範囲内に厚
みを揃えた所定数の半導体基板を短時間で数バッファを
設定することが可能になり、規定数に達した各バッファ
内の基板を同一の鏡面研磨装置へ搬送し、ワーク定盤に
載置して同時に研磨することにより、当該鏡面研磨装置
における高精度の研磨は勿論、各鏡面研磨装置での研磨
条件を均等にできることから、同時に研磨した多数枚の
基板間に鏡面精度のばらつきが少なくなり、高精度で高
能率の鏡面研磨を実現できる。
According to the present invention, a plurality of semiconductor substrates having a uniform thickness are distributed and placed on a plurality of mirror polishing apparatuses in which mirror polishing conditions are set so that extremely high precision mirror polishing can be performed on a semiconductor substrate. In polishing, the first substrate is put into the first buffer while measuring the thickness of the semiconductor substrate, and the second substrate is distributed to the second buffer if the thickness of the second substrate is outside a predetermined range from the thickness of the first substrate. If the third sheet is within a predetermined range from the thickness of the first sheet, the work of allocating to the first buffer is performed,
Thereafter, the first substrate or the substrate initially allocated to each buffer is allocated to the same buffer with a thickness within a predetermined range based on the thickness, so that a predetermined number of semiconductor substrates having a uniform thickness within a predetermined variation range can be shortened. It is possible to set several buffers in time , and the substrates in each buffer that has reached the specified number are transported to the same mirror polishing device, placed on the work surface plate and polished at the same time. Not only high-precision polishing in the equipment, but also the polishing conditions in each mirror-polishing device can be equalized, so that variations in the mirror surface precision between a large number of substrates polished at the same time are reduced, realizing high-precision and high-efficiency mirror polishing. it can.

【0015】また、この発明は、上記の振り分けにて発
生した端数のバッファ内の半導体基板を同一の鏡面研磨
装置にて研磨する際、装置で基板を加圧する圧力を減少
させて、各基板における面内圧力を1バッチで最大枚数
を研磨する際の条件である所定面内圧力に調整すること
により、高精度の鏡面研磨が可能なように予め設定した
鏡面研磨条件にて、上記の端数の基板を鏡面研磨できる
ため、他の装置で1バッチで最大枚数を研磨したものと
同等の研磨加工量が安定的に得られ、高精度で高能率の
鏡面研磨を実現できる。
Further, according to the present invention, when a semiconductor substrate in a fractional buffer generated by the above-mentioned sorting is polished by the same mirror polishing apparatus, the pressure for pressing the substrate by the apparatus is reduced to reduce the pressure on each substrate. By adjusting the in-plane pressure to a predetermined in-plane pressure, which is a condition for polishing the maximum number of sheets in one batch, under the mirror polishing conditions set in advance so that highly accurate mirror polishing is possible, Since the substrate can be mirror-polished, a polishing amount equivalent to that obtained by polishing the maximum number of substrates in one batch by another apparatus can be stably obtained, and highly accurate and highly efficient mirror polishing can be realized.

【0016】[0016]

【実施例】図1はこの発明を適用した鏡面研磨装置の構
成を示すもので研磨布定盤とワーク定盤及び吸引チャッ
クの回転を示す斜視説明図である。この発明を適用した
鏡面研磨装置は、図1に示す如く、下方に配置したワー
ク定盤1に複数の吸引チャック2を回転可能に装着し、
上方に配置した研磨布定盤3と該ワーク定盤1とを回転
軸を僅かに偏心させて対向配置したことにより、吸引チ
ャック2の上面に真空吸着した半導体基板に、ワーク定
盤1の公転、吸引チャック2の自転、研磨布定盤3の回
転、上下定盤1,3の回転軸の偏心の4つの回転作用を
与えてメカノケミカル研磨することができ、加工歪みの
ない研磨面を得るとともに、研磨能率の向上を図りなが
ら極めて高品質の研磨面が得られる構成からなる。
FIG. 1 is a perspective view showing the construction of a mirror polishing apparatus to which the present invention is applied, showing the rotation of a polishing cloth platen, a work platen and a suction chuck. In the mirror polishing apparatus to which the present invention is applied, as shown in FIG. 1, a plurality of suction chucks 2 are rotatably mounted on a work surface plate 1 arranged below,
The upper surface of the polishing pad 3 and the surface of the platen 1 are opposed to each other with the rotation axis slightly eccentric, so that the semiconductor substrate vacuum-adsorbed on the upper surface of the suction chuck 2 can revolve the platen 1. The rotation of the suction chuck 2, the rotation of the polishing pad 3, and the eccentricity of the rotating shafts of the upper and lower bases 1, 3 can be applied to perform the mechanochemical polishing to obtain a polished surface free of processing distortion. At the same time, it is configured to obtain an extremely high quality polished surface while improving the polishing efficiency.

【0017】図示しないが、半導体基板の振り分け装置
は、振り分け初回にまず、コンベアで運ばれてきた最初
の半導体基板の外周部を支持して上昇させた後、接触式
の厚み測定器にて基板厚みを測定し、その後この1枚目
の基板を第1バッファに挿入し、2枚目の基板も同様に
厚みを測定したのち、2枚目の基板厚みが1枚目の厚み
から所定範囲内、ここでは±2μm以内であれば第1バ
ッファに振り分け、所定範囲外であれば第2バッファに
振り分け、3枚目が1枚目、すなわち第1バッファの許
容範囲にあれば第1バッファに振り分け、もし、第1バ
ッファ及び第2バッファの許容範囲になければ、第3バ
ッファに入れ、以後各バッファに最初に振り分けられた
基板の厚みを基準に所定範囲内の厚みの基板を同一バッ
ファに振り分けるように、上記測定器と搬送装置の制御
装置をプログラミングしてある。
Although not shown, the semiconductor substrate sorting apparatus firstly supports the outer peripheral portion of the first semiconductor substrate conveyed by the conveyor, raises the outer peripheral portion, and then uses the contact type thickness measuring device to raise the substrate. After measuring the thickness, the first substrate is inserted into the first buffer, the thickness of the second substrate is measured in the same manner, and the thickness of the second substrate is within a predetermined range from the thickness of the first substrate. Here, if within ± 2 μm, the data is allocated to the first buffer, and if it is out of the predetermined range, the data is allocated to the second buffer. If the third data is within the permissible range of the first data, that is, to the first buffer. If they are not within the allowable range of the first buffer and the second buffer, they are put into the third buffer, and thereafter, the substrates having a thickness within a predetermined range are distributed to the same buffer based on the thickness of the substrate first distributed to each buffer. Yo As described above, the measuring device and the control device of the transport device are programmed.

【0018】1ロット、100枚程度の基板厚みのばら
つきが±20μmである場合に、各バッファに±2μm
以内に厚みを揃えるには、従来では10のバッファが必
要であるが、上記の本発明に用いた半導体基板の振り分
け装置を使用すると、バッファ数4で振り分けを完了
し、かつ従来の3/4の時間であった。また、1バッチ
5枚の上記鏡面研磨装置を用いて、研磨前、1バッチ5
枚内の最大厚みから最小厚みを引いた厚みの最大差が2
μm〜10μmと種々のばらつき例を想定し、同一の研
磨条件でそれぞれ鏡面研磨を実施し、研磨後の各基板の
平坦度(T.T.V.)を測定した。図2に同一バッチ
内の平均値で前記ばらつきとの関係として示す。図2に
明らかなように、研磨前の基板厚みを少なくとも4μm
以内に収めて鏡面研磨を実施すれば、研磨後の1バッチ
5枚平均の平坦度が1μm以内と極めて高精度の研磨が
実現できたことが分かる。
When the variation of the substrate thickness of about 100 substrates per lot is ± 20 μm, each buffer has ± 2 μm.
Conventionally, ten buffers are required to make the thickness within the range, but if the above-described semiconductor substrate sorting apparatus used in the present invention is used, the sorting is completed with the number of buffers of four and the conventional three-fourth buffer is used. It was time. In addition, using the above-mentioned mirror polishing apparatus of 5 pieces per batch, before polishing,
The maximum thickness difference between the maximum thickness in the sheet minus the minimum thickness is 2
Assuming various variations of μm to 10 μm, mirror polishing was performed under the same polishing conditions, and the flatness (TTV) of each substrate after polishing was measured. FIG. 2 shows the average value in the same batch as the relationship with the above-mentioned variation. As is clear from FIG. 2, the substrate thickness before polishing is at least 4 μm.
It can be seen that when the mirror polishing is carried out within the range, the average flatness of five batches after polishing is within 1 μm, and extremely high-precision polishing can be realized.

【0019】また、1バッチ5枚の研磨を行うが、4枚
以下とバッファ内で端数となった場合、ワーク定盤1の
吸引チャック2に載置した基板枚数に応じて、研磨布定
盤3にかける圧力を減少させて、基板にかかる面内圧力
がいずれの場合にも200g/cm2となるように調整
して、予め設定した1バッチ5枚の研磨条件と同一条件
で鏡面研磨を実施したところ、各バッファ内の厚みばら
つき±2μm以内の1バッチ5枚の研磨と同等の平坦度
が得られることを確認した。
In addition, if five pieces are polished in one batch, but the number of pieces is four or less in the buffer, the polishing cloth platen is set in accordance with the number of substrates placed on the suction chuck 2 of the work platen 1. 3, the in-plane pressure applied to the substrate was adjusted to 200 g / cm 2 in any case, and the mirror polishing was performed under the same conditions as the previously set polishing conditions for five batches. As a result, it was confirmed that a flatness equivalent to polishing of five sheets per batch with a thickness variation within ± 2 μm in each buffer was obtained.

【0020】[0020]

【発明の効果】この発明は、複数の鏡面研磨装置を同時
使用して所要枚数の1ロット内の全数を同時に研磨する
半導体基板の鏡面研磨方法において、半導体基板の厚み
を測定して最初に無条件で振り分けられた基板の厚みを
基準に所定範囲内のものを同一バッファに集め、所定範
囲外であれば他バッファに振り分けることにより、少な
いバッファ数で容易に、基板厚みを所定範囲に揃えるこ
とができ、基板厚みが所定範囲、特にばらつき±2μm
以内に揃った複数枚の基板を同一の鏡面研磨装置で同時
に研磨することにより、研磨後の基板の平坦度を向上さ
せることが可能で、高精度で高能率の鏡面研磨を実現で
き、振り分けにて発生した端数のバッファでは、各基板
における面内圧力を1バッチで最大枚数を研磨する際の
条件である所定面内圧力に調整して、他の装置で1バッ
チで最大枚数を研磨したものと同等の研磨加工量が安定
的に得られ、高精度で高能率の鏡面研磨を実現できる。
The present invention relates to a method for mirror-polishing a semiconductor substrate, in which a plurality of mirror-polishing apparatuses are simultaneously used to simultaneously grind all of the required number of pieces in one lot, the thickness of the semiconductor substrate is measured first, Based on the thickness of the substrate distributed according to the conditions, those within a predetermined range are collected in the same buffer, and if the value is outside the predetermined range, distributed to another buffer, so that the substrate thickness can be easily adjusted to the predetermined range with a small number of buffers. The thickness of the substrate is within the specified range, especially the dispersion is ± 2 μm.
By simultaneously polishing a plurality of substrates within the same mirror polishing device, the flatness of the polished substrate can be improved, and highly accurate and highly efficient mirror polishing can be realized. The fractional buffer generated by adjusting the in-plane pressure of each substrate to a predetermined in-plane pressure which is a condition for polishing the maximum number of sheets in one batch, and polishing the maximum number of sheets in one batch by another apparatus The same amount of polishing can be stably obtained, and highly accurate and efficient mirror polishing can be realized.

【図面の簡単な説明】[Brief description of the drawings]

【図1】この発明を適用した鏡面研磨装置の研磨布定盤
とワーク定盤及び吸引チャックの回転を示す斜視説明図
である。
FIG. 1 is an explanatory perspective view showing rotation of a polishing cloth platen, a work platen, and a suction chuck of a mirror polishing apparatus to which the present invention is applied.

【図2】厚みばらつきと研磨後T.T.V.との関係を
示すグラフである。
FIG. 2 shows thickness variation and T.P. T. V. 6 is a graph showing a relationship with the graph.

【符号の説明】[Explanation of symbols]

1 ワーク定盤 2 吸引チャック 3 研磨布定盤 1 Work surface plate 2 Suction chuck 3 Polishing cloth surface plate

───────────────────────────────────────────────────── フロントページの続き (56)参考文献 特開 昭49−129991(JP,A) 特開 昭57−1655(JP,A) 特開 昭49−93990(JP,A) 特開 昭64−40265(JP,A) ──────────────────────────────────────────────────続 き Continuation of the front page (56) References JP-A-49-129991 (JP, A) JP-A-57-1655 (JP, A) JP-A-49-93990 (JP, A) JP-A 64-64 40265 (JP, A)

Claims (3)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 表面に研磨布が貼着された研磨布定盤と
複数枚の半導体基板を配置したワーク定盤とを当接させ
て半導体基板及び/又は研磨布表面に溶液に砥粒を懸濁
させた研磨液を供給しながら上下定盤を相対回転運動さ
せて研磨する鏡面研磨装置を複数台を同時使用して所要
枚数の1ロット内の全数を同時に研磨する半導体基板の
鏡面研磨方法において、半導体基板の厚みを測定して
意の最初の1枚目を第1バッファに入れ、1枚目の厚み
を基準に所定範囲内の厚みの基板を同一バッファに振り
分け、第1バッファの範囲外となる最初の基板を第2バ
ッファに振り分け、以後各バッファに最初に振り分けら
れた基板の厚みを基準に所定範囲内の厚みの基板を同一
バッファに振り分け、各バッファ内の基板を同一の鏡面
研磨装置で同時に研磨することを特徴とする半導体基板
の鏡面研磨方法。
An abrasive is applied to a solution on a surface of a semiconductor substrate and / or a polishing cloth by bringing a polishing table having a polishing cloth adhered on a surface thereof into contact with a work surface plate on which a plurality of semiconductor substrates are arranged. Mirror polishing equipment required for simultaneous rotation of the upper and lower platens while supplying suspended polishing liquid by using multiple units.
In mirror polishing method for a semiconductor substrate to polish the total number in one lot number simultaneously, responsibility by measuring the thickness of the semiconductor substrate
The first first substrate is placed in a first buffer, and substrates having a thickness within a predetermined range are distributed to the same buffer based on the thickness of the first substrate, and the first substrate outside the range of the first buffer is placed in a second buffer. After that, substrates having a thickness within a predetermined range are allocated to the same buffer based on the thickness of the substrate initially allocated to each buffer, and the substrates in each buffer are simultaneously polished by the same mirror polishing apparatus. Mirror polishing method for a semiconductor substrate.
【請求項2】 同一バッファ内の基板の厚みのばらつき
が5μm以下であることを特徴とする請求項1に記載の
半導体基板の鏡面研磨方法。
2. The method for polishing a mirror surface of a semiconductor substrate according to claim 1, wherein the variation in the thickness of the substrate in the same buffer is 5 μm or less.
【請求項3】 請求項1又は請求項2において、ワーク
定盤に載置可能な最大枚数より少ない半導体基板を載置
する場合に、半導体基板に掛けられる圧力を載置枚数に
応じて、各基板における面内圧力を1バッチで最大枚数
を研磨する際の条件である所定面内圧力に調整すること
を特徴とする半導体基板の鏡面研磨方法。
3. The method according to claim 1, wherein the pressure applied to the semiconductor substrate is set according to the number of the semiconductor substrates when the number of the semiconductor substrates is smaller than the maximum number of the semiconductor substrates that can be mounted on the work surface plate. A mirror polishing method for a semiconductor substrate, comprising adjusting an in-plane pressure on a substrate to a predetermined in-plane pressure which is a condition for polishing a maximum number of wafers in one batch.
JP27775393A 1993-10-08 1993-10-08 Mirror polishing method for semiconductor substrate Expired - Lifetime JP2628448B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP27775393A JP2628448B2 (en) 1993-10-08 1993-10-08 Mirror polishing method for semiconductor substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP27775393A JP2628448B2 (en) 1993-10-08 1993-10-08 Mirror polishing method for semiconductor substrate

Publications (2)

Publication Number Publication Date
JPH07108455A JPH07108455A (en) 1995-04-25
JP2628448B2 true JP2628448B2 (en) 1997-07-09

Family

ID=17587855

Family Applications (1)

Application Number Title Priority Date Filing Date
JP27775393A Expired - Lifetime JP2628448B2 (en) 1993-10-08 1993-10-08 Mirror polishing method for semiconductor substrate

Country Status (1)

Country Link
JP (1) JP2628448B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5967040B2 (en) * 2013-09-11 2016-08-10 信越半導体株式会社 Mirror polished wafer manufacturing method
CN114102406A (en) * 2021-11-25 2022-03-01 无锡工艺职业技术学院 Polishing equipment and polishing method for ceramic processing

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4993990A (en) * 1973-01-10 1974-09-06
JPS49129991A (en) * 1973-04-18 1974-12-12
JPS571655A (en) * 1980-06-06 1982-01-06 Hitachi Ltd Grading of thickness before grinding
JPS6440265A (en) * 1987-08-04 1989-02-10 Toshiba Machine Co Ltd Working pressure control device for polishing machine

Also Published As

Publication number Publication date
JPH07108455A (en) 1995-04-25

Similar Documents

Publication Publication Date Title
JP3925580B2 (en) Wafer processing apparatus and processing method
TW411521B (en) Semiconductor wafer surface flattening apparatus
TW440946B (en) Semiconductor wafer and manufacture thereof
US5981301A (en) Regeneration method and apparatus of wafer and substrate
CN101959647B (en) Carrier for double-side polishing device, and double-side polishing device and double-side polishing method that use same
JPH09270401A (en) Polishing method of semiconductor wafer
JPH10329015A (en) Polishing device and polishing method
WO2001070454A1 (en) Cluster tool systems and methods for processing wafers
US20010008801A1 (en) Method and apparatus for lapping or polishing semiconductor silicon single crystal wafer
JPWO2019013042A1 (en) Substrate processing system, substrate processing method, and computer storage medium
JP3011129B2 (en) Glass substrate edge polishing machine and edge polishing method
US6729941B2 (en) Process for manufacturing semiconductor wafer and semiconductor wafer
US6406357B1 (en) Grinding method, semiconductor device and method of manufacturing semiconductor device
JP2006303329A (en) Thin plate working method of silicon substrate and working apparatus used for it
JPH10166259A (en) Sapphire substrate grinding and polishing method and device
JP2628448B2 (en) Mirror polishing method for semiconductor substrate
JP3326841B2 (en) Polishing equipment
JP2971714B2 (en) Mirror polishing method for semiconductor substrate
JP2001007064A (en) Grinding method of semiconductor wafer
JP4101971B2 (en) Ball polishing equipment
JPH0732252A (en) Work autorotation type grinding machining, work autorotation type grinding machine, silicon wafer and ceramic substrate
TW411298B (en) Wafer polishing machine
JP2000158325A (en) Device and method for chemical and mechanical polishing
US6267646B1 (en) Polishing machine
US7008301B1 (en) Polishing uniformity via pad conditioning

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100418

Year of fee payment: 13

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100418

Year of fee payment: 13

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110418

Year of fee payment: 14

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110418

Year of fee payment: 14

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120418

Year of fee payment: 15

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120418

Year of fee payment: 15

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130418

Year of fee payment: 16

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130418

Year of fee payment: 16

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140418

Year of fee payment: 17

EXPY Cancellation because of completion of term