JP2505066Y2 - DC generator abnormality detection device - Google Patents
DC generator abnormality detection deviceInfo
- Publication number
- JP2505066Y2 JP2505066Y2 JP1990106997U JP10699790U JP2505066Y2 JP 2505066 Y2 JP2505066 Y2 JP 2505066Y2 JP 1990106997 U JP1990106997 U JP 1990106997U JP 10699790 U JP10699790 U JP 10699790U JP 2505066 Y2 JP2505066 Y2 JP 2505066Y2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- secondary side
- value
- dcg
- generator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Rectifiers (AREA)
- Testing Electric Properties And Detecting Electric Faults (AREA)
Description
【考案の詳細な説明】 〔産業上の利用分野〕 本考案は直流発生装置を構成する各整流回路、平滑コ
ンデンサ、保護抵抗器など構成部品の異常を検出する装
置に関する。DETAILED DESCRIPTION OF THE INVENTION [Industrial field of application] The present invention relates to a device for detecting an abnormality in a component such as a rectifying circuit, a smoothing capacitor, and a protective resistor that constitute a DC generator.
変圧器の一次側をサイリスタで制御して、二次側で交
流より直流を変成する直流発生装置（以下DCGという）
があり、高電圧試験等に用いられている。A DC generator that controls the primary side of a transformer with a thyristor and transforms DC from AC on the secondary side (hereinafter referred to as DCG)
It is used for high voltage tests.
第２図はDCGの一例を概略的に示す。図示のように変
圧器（TR）の一次巻線Ｎにサイリスタ（TH）を逆並列に
して直列に接続し、TRの二次側に多数の同一巻数の二次
巻線Ｓを配し、各二次巻線Ｓに整流回路（RE）を接続
し、各整流回路（RE）の直流出力端子をカスケードに接
続すると初段と終段との間で高圧直流が出力する。そし
て各全波整流回路（RE）には直流平滑コンデンサ
（Ｃ）、保護抵抗器（Ｒ）などが付設されている。な
お、（PT），（CT）は一次側の電圧、電流を検出する変
成器、変流器で、（RM1），（RM0）及び（Ｒ0）は二次
側、DCGの負荷電圧Ｖ0と負荷電流Ｉ0を取り出す分圧
器、分流器である。FIG. 2 schematically shows an example of DCG. As shown in the figure, a thyristor (TH) is connected in series to the primary winding N of the transformer (TR) in antiparallel, and a large number of secondary windings S having the same number of turns are arranged on the secondary side of TR. When a rectifier circuit (RE) is connected to the secondary winding S and the DC output terminals of each rectifier circuit (RE) are connected in a cascade, high voltage DC is output between the first stage and the final stage. A DC smoothing capacitor (C), a protection resistor (R), etc. are attached to each full-wave rectification circuit (RE). (PT) and (CT) are transformers and current transformers that detect the voltage and current on the primary side, and (RM 1 ), (RM 0 ) and (R 0 ) are secondary sides and the load voltage of DCG. A voltage divider and a current divider for extracting V 0 and load current I 0 .
負荷に対する電圧、電流は、設定される負荷電圧
Ｖ0、負荷電流Ｉ0に基づき、電圧．電流制御回路（CC）
より、サイリスタ（TH）に対する点弧位相パルス制御に
よって調節される。又高電圧出力を要するDCGの二次側
は多数の巻線に各々接続される整流回路、平滑コンデン
サ、保護抵抗器などが高電圧になればなる程多数、カス
ケード接続される。The voltage and current for the load are based on the set load voltage V 0 and load current I 0 . Current control circuit (CC)
More adjusted by firing phase pulse control for thyristor (TH). Further, the secondary side of the DCG that requires a high voltage output is connected in cascade as the rectification circuit, smoothing capacitor, protection resistor, etc. connected to a number of windings become higher in voltage.
上述のようにDCGにおいては多数の部品が接続されて
おり、これらの一部に故障を生じることがあり、これら
の故障は全体の電流が増加となって現われるので、この
増加となって現われる電流を過電流検出の形で捉らえる
ことができる。As described above, many components are connected in the DCG, and some of these components may fail, and these faults appear as an increase in the total current. Can be captured in the form of overcurrent detection.
しかし、一次側をサイリスタ制御することにより、二
次側には波高値の高い電流が流れるために、検出回路の
基準値は相当高く設定している。このため、前述した多
数の部品のうち整流器などが破損してもそれ程過電流は
一次側に流れないので検出せず、そのうちに周辺部品に
負担がかかり、大事故になるまで検出できない事態とな
る。However, by controlling the thyristor on the primary side, a current with a high peak value flows on the secondary side, so the reference value of the detection circuit is set to be considerably high. Therefore, even if the rectifier etc. is damaged among the many parts mentioned above, the overcurrent does not flow so much to the primary side, so it is not detected, and in the meantime the peripheral parts are overloaded and cannot be detected until a major accident occurs. .
本考案はこの課題を解決しようとするものである。 The present invention is intended to solve this problem.
本考案は、変圧器の一次側をサイリスタ制御するDCG
で、変圧器の一次側の入力電力（Ｐ0）と二次側の出力
電力（Ｐ0）は部品等に事故がなければ、一定の関係に
あることに着目して、一次側の電力と二次側の電力を比
較して、ある一定以上の差が生じたならば、DCGの異常
と判断し、検出信号を出力する構成により上記課題を解
決するものである。The present invention is a DCG that controls the thyristor of the primary side of a transformer.
Then, the primary side input power (P 0 ) and the secondary side output power (P 0 ) have a certain relationship if there is no accident in parts etc. The above problems are solved by comparing the electric powers on the secondary side and, if a difference of a certain value or more occurs, it is determined that the DCG is abnormal and a detection signal is output.
第１図は本考案の異常検出装置の実施例を示す。
（１），（３）は乗算器で、（２）は乗算器（１）の出
力を1/Kする係数器である。乗算器（３）と係数器
（２）の出力側は演算器（４）に接続され、演算器
（４）の出力側は絶対値回路（５）に接続される。FIG. 1 shows an embodiment of the abnormality detecting device of the present invention.
(1) and (3) are multipliers, and (2) is a coefficient unit that 1 / K the output of the multiplier (1). The output side of the multiplier (3) and the coefficient unit (2) is connected to the arithmetic unit (4), and the output side of the arithmetic unit (4) is connected to the absolute value circuit (5).
ここで一次側の電力Ｐ1は、Ｐ1＝Vi.i1.cosφ（力
率）であり、演算器１で、Vi×ｉ1×cosφが演算され、
係数器２でcosφを補正する。通常、この種DCGのcosφ
は0.7程度である。Here, the power P 1 on the primary side is P 1 = Vi.i 1 .cosφ (power factor), and Vi × i 1 × cosφ is calculated by the calculator 1 .
Cos φ is corrected by the coefficient unit 2. Usually, this kind of DCG cosφ
Is about 0.7.
一方、二次側の負荷電力Ｐ0は、Ｐ0＝Ｖ0.I0（直流出
力）であり、演算器３で演算される。On the other hand, the load power P 0 on the secondary side is P 0 = V 0 .I 0 (DC output) and is calculated by the calculator 3.
第３図はDCG運転中における一次側Ｐ1と二次側Ｐ0の
時間的変化を示し、（イ）は正常時、（ロ）は異常時を
示す。FIG. 3 shows the temporal changes of the primary side P 1 and the secondary side P 0 during DCG operation. (A) shows a normal state and (b) shows an abnormal state.
（イ）に示すように一次側、二次側が正常の場合、DC
Gの運転直後より一次側、二次側とも一定の差を保って
Ｐ1,P0は上昇し、DCGが第２図のサイリスタ（TH）に対
する電圧．電流制御回路（CC）による制御によって一定
のＰ1,P0を示すようになっても、前記一定の差は維持さ
れる。If the primary side and secondary side are normal as shown in (a), DC
Immediately after the operation of G, P 1 and P 0 rise with a constant difference between the primary side and the secondary side, and DCG is the voltage for the thyristor (TH) in FIG. Even if the current control circuit (CC) controls to show constant P 1 and P 0 , the constant difference is maintained.
しかし、DCG内部二次側の異常時、すなわち二次側に
接続されている部品破壊の場合の消費電力はDCG内部で
消費されDCG負荷側には出力されないが、一次側には相
当の過電流が流れる。従って、DCGの負荷電圧Ｖ0と電流
Ｉ0の積であるＰ0はＰ1の増加に従って同じ差で増加せ
ず、（ロ）に示すように両者の差ΔＰは増加する。However, when the secondary side inside the DCG is abnormal, that is, when the components connected to the secondary side are destroyed, the power consumption is consumed inside the DCG and is not output to the DCG load side, but there is a considerable overcurrent on the primary side. Flows. Therefore, P 0, which is the product of DCG load voltage V 0 and current I 0 , does not increase with the same difference as P 1 increases, but the difference ΔP between them increases as shown in (b).
第２図に示すＰ1,P0を演算回路４に入力する。演算回
路４においてＲ1＝Ｒ2、Ｃ1＝Ｃ2， 尚fc（しゃ断周波数）はノイズ誤動作防止用としてＣ1,
R1にて決定する。P 1 and P 0 shown in FIG. 2 are input to the arithmetic circuit 4. In the arithmetic circuit 4, R 1 = R 2 , C 1 = C 2 , Note that fc (cutoff frequency) is C 1 ,
Determined by R 1 .
この演算回路（４）では両者の差ΔＰが演算され、絶
対値回路（５）に入力する。絶対値回路（５）では絶対
値Vsとして出力する。演算器（４）に絶対値回路（５）
を設置しているのは、第３図において示す一次側と二次
側の特性カーブが逆転した故障でも検出するためであ
る。In the arithmetic circuit (4), the difference ΔP between the two is calculated and input to the absolute value circuit (5). The absolute value circuit (5) outputs the absolute value Vs. Absolute value circuit (5) in computing unit (4)
Is installed to detect even a failure in which the characteristic curves of the primary side and the secondary side shown in FIG. 3 are reversed.
Vsを入力とする比較器（７）において、不感帶設定器
６により設定されるVrefは、前記第３図（ロ）で示した
ΔＰに基づいて設定される。例えばこの値はDCGの誤差
の２倍程度（±10％）に不感帶値Vrefを決めればよい。In the comparator (7) which receives Vs as an input, Vref set by the dead band setting device 6 is set based on ΔP shown in FIG. For example, this value may be determined by setting the dead band value Vref to about twice the DCG error (± 10%).
Vsと不感帶設定器（６）により設定されたVrefをコン
パレータ７で比較し、VsがVrefを越えたら部品故障とし
て出力するようにして、異常検出器（８）に警報出力mc
tなどをしゃ断する。Comparing Vs and Vref set by the dead band setting device (6) with the comparator 7, outputs a component failure when Vs exceeds Vref, and outputs an alarm mc to the abnormality detector (8).
cut off t etc.
本考案はDCGを構成している変圧器の一次側の供給電
力と二次側電力は通常状態ではほぼ等しいという原理に
基づいて、これら両電力を検出して比較して、直流負荷
電力としては現われない部品破壊を検出できる装置であ
り、これをDCG運転のはじめから常時装置を監視できる
ように接続しておけば、変圧器二次側における数点の部
品の故障を検出でき、事故予測保全となり、大事故に拡
大することが解消される。The present invention is based on the principle that the power supply on the primary side and the power on the secondary side of the transformer constituting the DCG are almost equal in the normal state. It is a device that can detect component damage that does not appear, and if this device is connected so that the device can be constantly monitored from the beginning of DCG operation, failure of several parts on the secondary side of the transformer can be detected and accident prediction maintenance Then, the expansion to a major accident is resolved.
また変圧器の偏磁現象で生じる異常も検出することが
できる。Further, it is possible to detect an abnormality caused by a biased magnetism of the transformer.
第１図は本考案の実施例を示す。 第２図は直流発生装置を概略的に示す。 第３図は第２図直流発生装置における変圧器一次側電力
と二次側電力との時間的変化の一例を示し、（イ）図は
正常時、（ロ）図は異常時を示す。 1,3……乗算器、２……係数器、４……演算器、５……
絶対値回路、６……不感帶設定器、７……比較器、８…
…異常検出器。FIG. 1 shows an embodiment of the present invention. FIG. 2 schematically shows a DC generator. FIG. 3 shows an example of a temporal change of the transformer primary side power and the secondary side power in the DC generator shown in FIG. 2, where (a) shows a normal state and (b) shows an abnormal state. 1,3 …… Multiplier, 2 …… Coefficient unit, 4 …… Calculator, 5 ……
Absolute value circuit, 6 ... dead zone setting device, 7 ... comparator, 8 ...
… Abnormality detector.
Claims (1)
え、二次側に複数の二次巻線を備え、前記各巻線に整流
回路を接続し、前記各整流回路をカスケード接続して前
記サイリスタの制御で直流出力を調節する直流発生装置
の一次側電力と二次側負荷電力とを入力として、前記両
電力の差値を求める演算器と前記の差値についての絶対
値回路と前記絶対値回路よりの差値と不感帶設定器にお
いて設定される、変圧器二次側において接続される平滑
コンデンサおよび、または保護抵抗器等の部品故障時の
変圧器一次側電力と二次側電力の差に基づいて決められ
る不感帶設定値とを入力する比較器とを備えることを特
徴とする直流発生装置の異常検出装置。1. A transformer primary side is provided with an anti-parallel connection thyristor, a secondary side is provided with a plurality of secondary windings, a rectifying circuit is connected to each of the windings, and the rectifying circuits are cascade-connected to each other. A DC generator that controls the DC output by controlling a thyristor receives the primary-side power and the secondary-side load power as input, an arithmetic unit for obtaining a difference value between the two powers, an absolute value circuit for the difference value, and the absolute value. The difference value from the value circuit and the smoothing capacitor connected in the transformer secondary side, which is set in the dead band setting device, or the transformer primary side power and the secondary side power in case of a component failure such as protection resistor. An abnormality detection device for a DC generator, comprising: a comparator for inputting a dead zone set value determined based on the difference.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990106997U JP2505066Y2 (en) | 1990-10-12 | 1990-10-12 | DC generator abnormality detection device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990106997U JP2505066Y2 (en) | 1990-10-12 | 1990-10-12 | DC generator abnormality detection device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0464993U JPH0464993U (en) | 1992-06-04 |
| JP2505066Y2 true JP2505066Y2 (en) | 1996-07-24 |
Family
ID=31853311
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1990106997U Expired - Lifetime JP2505066Y2 (en) | 1990-10-12 | 1990-10-12 | DC generator abnormality detection device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2505066Y2 (en) |
-
1990
- 1990-10-12 JP JP1990106997U patent/JP2505066Y2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0464993U (en) | 1992-06-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5959818A (en) | Method and apparatus for self-powered three-phase sensing to determine true RMS current values with separate burdens for each current transformer | |
| US4802053A (en) | Control circuitry including phase failure relay | |
| JPH08331750A (en) | Power conversion equipment | |
| EP0352951B1 (en) | A.C. generator fault detector | |
| US4186391A (en) | Apparatus for detecting diode failures in multiple diode rectifier bridges | |
| JP2505066Y2 (en) | DC generator abnormality detection device | |
| JP2739814B2 (en) | Open phase detection circuit | |
| JPH0777486B2 (en) | Multi-voltage inverter device | |
| US4217621A (en) | Circuit for detecting diode shorting | |
| US3973185A (en) | Circuit for monitoring the inductance of an inductive load to indicate occurrence of a fault | |
| JP2019198214A (en) | Output phase loss detection unit in inverter | |
| JPS5947527B2 (en) | Power supply abnormality detection method | |
| JPH08111986A (en) | Voltage type inverter | |
| JPH0520973B2 (en) | ||
| JPH08331862A (en) | Uninterruptible power supply | |
| JP2754517B2 (en) | 12 pulse rectification load harmonic compensation method | |
| Katsuyama et al. | High Power AC to DC Converter | |
| JP2001078443A (en) | Switching power supply including defective power protection circuit | |
| JPH0412640Y2 (en) | ||
| JPS61224858A (en) | Direct ground type constant-current circuit | |
| JPS58157392A (en) | Load state monitor for ac motor | |
| JPS6353793B2 (en) | ||
| JPS6252555B2 (en) | ||
| JPS6347046B2 (en) | ||
| JPS59175374A (en) | Protecting circuit of dc/dc converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040106 |
|
| A977 | Report on retrieval |
Effective date: 20050526 Free format text: JAPANESE INTERMEDIATE CODE: A971007 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20050607 |
|
| A61 | First payment of annual fees (during grant procedure) |
Effective date: 20050616 Free format text: JAPANESE INTERMEDIATE CODE: A61 |
|
| R150 | Certificate of patent (=grant) or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090624 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 5 Free format text: PAYMENT UNTIL: 20100624 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110624 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 7 Free format text: PAYMENT UNTIL: 20120624 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130624 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130624 Year of fee payment: 8 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |