JP2025511841A - アレイストレージに記憶されたデータ要素を処理するための技術 - Google Patents

アレイストレージに記憶されたデータ要素を処理するための技術 Download PDF

Info

Publication number
JP2025511841A
JP2025511841A JP2024559377A JP2024559377A JP2025511841A JP 2025511841 A JP2025511841 A JP 2025511841A JP 2024559377 A JP2024559377 A JP 2024559377A JP 2024559377 A JP2024559377 A JP 2024559377A JP 2025511841 A JP2025511841 A JP 2025511841A
Authority
JP
Japan
Prior art keywords
data elements
array
instruction
storage
vectors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2024559377A
Other languages
English (en)
Japanese (ja)
Other versions
JP2025511841A5 (enExample
Inventor
ミラノビッチ、エレナ
マルティーノ、クラウディオ
ジョン スティーブンス、ナイジェル
フィリップ クロード グラッセ、アルノー
サンカラナラヤナン、ジャヤスリー
Original Assignee
アーム・リミテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by アーム・リミテッド filed Critical アーム・リミテッド
Publication of JP2025511841A publication Critical patent/JP2025511841A/ja
Publication of JP2025511841A5 publication Critical patent/JP2025511841A5/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Complex Calculations (AREA)
  • Advance Control (AREA)
JP2024559377A 2022-04-13 2023-03-13 アレイストレージに記憶されたデータ要素を処理するための技術 Pending JP2025511841A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB2205498.5A GB2617829B (en) 2022-04-13 2022-04-13 Technique for handling data elements stored in an array storage
GB2205498.5 2022-04-13
PCT/GB2023/050587 WO2023199015A1 (en) 2022-04-13 2023-03-13 Technique for handling data elements stored in an array storage

Publications (2)

Publication Number Publication Date
JP2025511841A true JP2025511841A (ja) 2025-04-16
JP2025511841A5 JP2025511841A5 (enExample) 2026-03-13

Family

ID=81653136

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024559377A Pending JP2025511841A (ja) 2022-04-13 2023-03-13 アレイストレージに記憶されたデータ要素を処理するための技術

Country Status (9)

Country Link
US (1) US20250173146A1 (enExample)
EP (1) EP4508530A1 (enExample)
JP (1) JP2025511841A (enExample)
KR (1) KR20250002372A (enExample)
CN (1) CN118974698A (enExample)
GB (1) GB2617829B (enExample)
IL (1) IL315585A (enExample)
TW (1) TW202340947A (enExample)
WO (1) WO2023199015A1 (enExample)

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7043518B2 (en) * 2003-07-31 2006-05-09 Cradle Technologies, Inc. Method and system for performing parallel integer multiply accumulate operations on packed data
US11249759B2 (en) * 2013-07-15 2022-02-15 Texas Instruments Incorporated Two-dimensional zero padding in a stream of matrix elements
US10579389B2 (en) * 2015-11-02 2020-03-03 Arm Limited Fusion of instructions by delaying handling of a partial subset of a fusible group of instructions
KR102415508B1 (ko) * 2017-03-28 2022-07-01 삼성전자주식회사 컨볼루션 신경망 처리 방법 및 장치
US10628157B2 (en) * 2017-04-21 2020-04-21 Arm Limited Early predicate look-up
GB2584268B (en) * 2018-12-31 2021-06-30 Graphcore Ltd Load-Store Instruction
US11334647B2 (en) * 2019-06-29 2022-05-17 Intel Corporation Apparatuses, methods, and systems for enhanced matrix multiplier architecture
US11074214B2 (en) * 2019-08-05 2021-07-27 Arm Limited Data processing

Also Published As

Publication number Publication date
TW202340947A (zh) 2023-10-16
KR20250002372A (ko) 2025-01-07
GB2617829B (en) 2024-07-10
EP4508530A1 (en) 2025-02-19
US20250173146A1 (en) 2025-05-29
GB202205498D0 (en) 2022-05-25
CN118974698A (zh) 2024-11-15
GB2617829A (en) 2023-10-25
IL315585A (en) 2024-11-01
WO2023199015A1 (en) 2023-10-19

Similar Documents

Publication Publication Date Title
US11106465B2 (en) Vector add-with-carry instruction
KR102425668B1 (ko) 데이터 처리장치에서의 곱셈-누적
JP7053619B2 (ja) パーティション・レプリケート命令
CN110073330B (zh) 复制元素指令
TW202411860A (zh) 多外積指令
JP7186212B2 (ja) データ処理装置におけるベクトル・インタリーブ
US12504973B2 (en) Technique for handling data elements stored in an array storage
JP2025511841A (ja) アレイストレージに記憶されたデータ要素を処理するための技術
JP2025519452A (ja) 外積演算を実行するための技術
CN120936985A (zh) 用于高效复数向量乘法的技术
WO2025141284A1 (en) Reduce interpolation operations

Legal Events

Date Code Title Description
RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20241011

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20241101

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20260305

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20260305