JP2021057926A - Power supply and controller - Google Patents

Power supply and controller Download PDF

Info

Publication number
JP2021057926A
JP2021057926A JP2018002289A JP2018002289A JP2021057926A JP 2021057926 A JP2021057926 A JP 2021057926A JP 2018002289 A JP2018002289 A JP 2018002289A JP 2018002289 A JP2018002289 A JP 2018002289A JP 2021057926 A JP2021057926 A JP 2021057926A
Authority
JP
Japan
Prior art keywords
voltage
separation
phase shifter
power supply
supply circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2018002289A
Other languages
Japanese (ja)
Other versions
JP7055640B2 (en
Inventor
松男 市橋
Matsuo Ichihashi
松男 市橋
高義 藤本
Takayoshi Fujimoto
高義 藤本
近藤　武志
Takeshi Kondo
武志 近藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BRIDGE MARKET KK
Kaki Co Ltd
Original Assignee
BRIDGE MARKET KK
Kaki Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BRIDGE MARKET KK, Kaki Co Ltd filed Critical BRIDGE MARKET KK
Priority to JP2018002289A priority Critical patent/JP7055640B2/en
Priority to PCT/JP2019/000723 priority patent/WO2019139131A1/en
Publication of JP2021057926A publication Critical patent/JP2021057926A/en
Application granted granted Critical
Publication of JP7055640B2 publication Critical patent/JP7055640B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B47/00—Circuit arrangements for operating light sources in general, i.e. where the type of light source is not relevant
    • H05B47/10—Controlling the light source
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
    • H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
    • H02M7/06—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes without control electrode or semiconductor devices without control electrode

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Rectifiers (AREA)
  • Circuit Arrangement For Electric Light Sources In General (AREA)

Abstract

To provide a power supply circuit with little potential difference variation.SOLUTION: A power supply circuit of the present invention comprises a first separation part 5 for separating an AC voltage, a first full wave rectification circuit 9 for rectifying a first separation voltage 7 separated at the first separation part 5, a first phase shifter 13 for shifting a phase of a second separation voltage 11 separated at the first separation part 5, a second full wave rectification circuit 15 for rectifying an output voltage from the first phase shifter 13, a first multiplexing part 17 for multiplexing an output voltage of the first full wave rectification circuit 9 and an output voltage of the second full wave rectification circuit 15, a second separation part 21 for separating an output voltage from the first multiplexing part 17, a second phase shifter 25 for shifting a phase of a third separation voltage 23 separated at the second separation part 21, and a second multiplexing part 29 for multiplexing a fourth separation voltage 27 separated at the second separation part 21 and an output voltage from the second phase shifter 25. A phase change amount of the first phase shifter 13 is different from a phase change amount of the second phase shifter 25.SELECTED DRAWING: Figure 1

Description

本発明は電源及び制御装置に関する。より詳しく説明すると，本発明は交流電源を直流電源に変換できる電源及び制御装置に関する。 The present invention relates to a power supply and a control device. More specifically, the present invention relates to a power source and a control device capable of converting an AC power source into a DC power source.

特開２０１４−２１７２５７号公報には，電源回路，駆動負荷，及び電源回路を用いた照明が記載されている。この公報の照明は，無点灯期間が解消されている。 Japanese Unexamined Patent Publication No. 2014-217257 describes a power supply circuit, a drive load, and illumination using the power supply circuit. The lighting in this publication has no lighting period.

特開２０１４−２１７２５７号公報Japanese Unexamined Patent Publication No. 2014-217257

上記の公報に記載された照明は，無点灯期間が解消されているものの，電圧の変動があり，フリッカ（ちらつき）の原因となっていた。したがって，本発明は，より電位差の変動の少ない電源及び制御装置やフリッカを効果的に抑制できる電源及び制御装置を提供することを目的とする。 Although the non-lighting period of the lighting described in the above publication has been eliminated, the voltage fluctuates, causing flicker (flicker). Therefore, an object of the present invention is to provide a power supply and a control device having less fluctuation in the potential difference and a power supply and a control device capable of effectively suppressing flicker.

本発明は，基本的には，電源回路に関する。本発明の電源回路は，交流電圧を直流電圧に変換するための電源回路であり，交流電圧を分離するための第１の分離部と，第１の分離部で分離された第１の交流電圧を整流するための第１の全波整流回路を含んでいる。 The present invention basically relates to a power supply circuit. The power supply circuit of the present invention is a power supply circuit for converting an AC voltage into a DC voltage, and is a first separation unit for separating the AC voltage and a first AC voltage separated by the first separation unit. Includes a first full-wave rectifier circuit for rectifying.

そして，第１の分離部で分離された第２の交流電圧の位相をずらすための第１の移相器と，第１の移相器からの出力電圧を整流するための第２の全波整流回路を含んでいる。 Then, a first phase shifter for shifting the phase of the second AC voltage separated by the first separation section and a second full wave for rectifying the output voltage from the first phase shifter. Includes a rectifier circuit.

そして，第１の全波整流回路の出力電圧と第２の全波整流回路の出力電圧を合波するための第１の合波部と，第１の合波部からの出力電圧を分離するための第２の分離部と，第２の分離部で分離された第１の直流電圧の位相をずらすための第２の移相器とを含んでいる。 Then, the output voltage from the first combiner portion and the output voltage from the first combiner portion for combining the output voltage of the first full-wave rectifier circuit and the output voltage of the second full-wave rectifier circuit are separated. It includes a second separation section for the purpose and a second phase shifter for shifting the phase of the first DC voltage separated by the second separation section.

そして，第２の分離部で分離された電圧と，第２の移相器からの出力電圧とを合波する第２の合波部をさらに含んでいる。 Then, it further includes a second combine section that combines the voltage separated by the second separation section and the output voltage from the second phase shifter.

そして，第１の移相器と第２の移相器の位相変化量は異なるものとなっている。 The amount of phase change between the first phase shifter and the second phase shifter is different.

これにより，本発明の電源回路は，交流電圧を，より電位差の変動の少ない直流電圧に変換することができる。 As a result, the power supply circuit of the present invention can convert the AC voltage into a DC voltage with less fluctuation in the potential difference.

また，本発明の好ましい側面では，更に，第１の合波部と第２の移相器との間に，スイッチが設けられている。そして，スイッチのＯＮ／ＯＦＦを制御するためのＯＮ／ＯＦＦ制御部と，電源回路が駆動する照明のフリッカを検出するためのフリッカ検出部を含んでいる。 Further, in a preferred aspect of the present invention, a switch is further provided between the first combiner and the second phase shifter. It also includes an ON / OFF control unit for controlling ON / OFF of the switch and a flicker detection unit for detecting the flicker of the lighting driven by the power supply circuit.

そして，ＯＮ／ＯＦＦ制御部は，フリッカを検出した際に，スイッチのＯＮ／ＯＦＦを制御する。これにより、本発明の好ましい側面によれば，本発明の電源回路により駆動される照明のフリッカを効果的に抑制することができる。 Then, the ON / OFF control unit controls the ON / OFF of the switch when the flicker is detected. Thereby, according to the preferable aspect of the present invention, the flicker of the illumination driven by the power supply circuit of the present invention can be effectively suppressed.

また，本発明の第２の側面は，交流電圧を直流電圧に変換するための電源回路であり，交流電圧を整流するための第１の全波整流回路と，第１の全波整流回路からの出力電圧を分離するための第１の分離部と，第１の分離部で分離された一方の電圧の位相をずらすための第１の移相器を含んでいる。 Further, the second aspect of the present invention is a power supply circuit for converting an AC voltage into a DC voltage, from a first full-wave rectifier circuit for rectifying the AC voltage and a first full-wave rectifier circuit. It includes a first separator for separating the output voltage of the above and a first phase shifter for shifting the phase of one of the voltages separated by the first separator.

そして，第１の全波整流回路の第１の出力電圧と第１の移相器の出力電圧を合波するための第１の合波部と，第１の合波部からの出力電圧を分離するための第２の分離部と，第２の分離部で分離された一方の電圧の位相をずらすための第２の移相器を含んでいる。 Then, the first combiner for combining the first output voltage of the first full-wave rectifier circuit and the output voltage of the first phase shifter, and the output voltage from the first combiner are combined. It includes a second separation section for separation and a second phase shifter for shifting the phase of one of the voltages separated by the second separation section.

そして，第２の分離部で分離された残りの電圧と，第２の移相器からの出力電圧とを合波するための第２の合波部をさらに含んでいる。 Then, a second combine unit for combining the remaining voltage separated by the second separation unit and the output voltage from the second phase shifter is further included.

そして，第１の移相器と第２の移相器の位相変化量は異なるものとなっている。 The amount of phase change between the first phase shifter and the second phase shifter is different.

これにより，本発明の第２の側面である電源回路は，交流電圧を，より電位差の変動の少ない直流電圧に変換することができる。 As a result, the power supply circuit, which is the second aspect of the present invention, can convert the AC voltage into a DC voltage with less fluctuation in the potential difference.

また，本発明の第２の側面の好ましい側面は，更に，第１の合波部と第２の移相器との間に，スイッチが設けられている。そして，スイッチのＯＮ／ＯＦＦを制御するためのＯＮ／ＯＦＦ制御部と，電源回路が駆動する照明のフリッカを検出するためのフリッカ検出部を含んでいる。 Further, a preferred aspect of the second aspect of the present invention is that a switch is further provided between the first combiner and the second phase shifter. It also includes an ON / OFF control unit for controlling ON / OFF of the switch and a flicker detection unit for detecting the flicker of the lighting driven by the power supply circuit.

そして，ＯＮ／ＯＦＦ制御部は，フリッカを検出した際に，スイッチのＯＮ／ＯＦＦを制御する。これにより、本発明の第２の側面の好ましい側面によれば，本発明の電源回路により駆動される照明のフリッカを効果的に抑制することができる。 Then, the ON / OFF control unit controls the ON / OFF of the switch when the flicker is detected. Thereby, according to the preferred aspect of the second aspect of the present invention, the flicker of the illumination driven by the power supply circuit of the present invention can be effectively suppressed.

本発明によれば，交流電圧を，より電位差の変動の少ない直流電圧に変換する電源回路を提供することができる。また，本発明の電源回路により駆動される照明のフリッカを効果的に抑制することができる。 According to the present invention, it is possible to provide a power supply circuit that converts an AC voltage into a DC voltage with less fluctuation in the potential difference. Further, the flicker of the illumination driven by the power supply circuit of the present invention can be effectively suppressed.

図１は，本発明の電源回路の基本構成を示す図である。FIG. 1 is a diagram showing a basic configuration of a power supply circuit of the present invention. 図２は，本発明の電源回路の基本構成を示す図である。FIG. 2 is a diagram showing a basic configuration of the power supply circuit of the present invention. 図３は，本発明の電源回路の基本構成を示す図である。FIG. 3 is a diagram showing a basic configuration of the power supply circuit of the present invention. 図４は，本発明の電源回路における合波部の回路の一例を示す図である。FIG. 4 is a diagram showing an example of a circuit of a combiner portion in the power supply circuit of the present invention. 図５は，本発明の電源回路における交流電圧から直流電圧への変換のプロセスを説明するための図である。FIG. 5 is a diagram for explaining a process of conversion from an AC voltage to a DC voltage in the power supply circuit of the present invention.

以下，図面を用いて本発明を実施するための形態について説明する。本発明は，以下に説明する形態に限定されるものではなく，以下の形態から当業者が自明な範囲で適宜修正したものも含む。 Hereinafter, embodiments for carrying out the present invention will be described with reference to the drawings. The present invention is not limited to the forms described below, but also includes those which are appropriately modified by those skilled in the art from the following forms to the extent obvious to those skilled in the art.

（第１の実施の形態）
図１は，本発明の第１の実施の形態にかかわる電源回路の基本構成を示す図である。この電源回路は，第１の分離部５，第２の分離部２１，第１の合波部１７，第２の合波部２９，第１の全波整流回路９，第２の全波整流回路１５，第１の移相器１３および第２の移相器２５を含んで構成される。 (First Embodiment)
FIG. 1 is a diagram showing a basic configuration of a power supply circuit according to the first embodiment of the present invention. This power supply circuit includes a first separation section 5, a second separation section 21, a first combine section 17, a second combine section 29, a first full-wave rectifier circuit 9, and a second full-wave rectifier. The circuit 15, the first phase shifter 13 and the second phase shifter 25 are included.

まず，本発明の電源回路に入力されてきた交流電圧が直流電圧に変換される流れを説明する。本発明の電源回路に入力されてきた交流電圧３は，第１の分離部５において，第１の分離電圧７と，第２の分離電圧１１に分離される。そして，第１の分離電圧７は，第１の全波整流回路９に入力される。そして，第２の分離電圧１１は，第１の移相器１３に入力され，さらに，第２の全波整流回路１５に入力される。第１の全波整流回路９と第２の全波整流回路１５からそれぞれ出力された電圧は，第１の合波部１７において合波される。第１の合波部１７において合波された電圧は，直流電圧（電圧が０に落ちない電流）である。後述する通り，平滑コンデンサを用いないと，この時点での直流電圧は，電位差の変動が十分に少ないとはいえない場合がある。 First, the flow of converting the AC voltage input to the power supply circuit of the present invention into the DC voltage will be described. The AC voltage 3 input to the power supply circuit of the present invention is separated into a first separation voltage 7 and a second separation voltage 11 in the first separation unit 5. Then, the first separation voltage 7 is input to the first full-wave rectifier circuit 9. Then, the second separation voltage 11 is input to the first phase shifter 13 and further input to the second full-wave rectifier circuit 15. The voltages output from the first full-wave rectifier circuit 9 and the second full-wave rectifier circuit 15, respectively, are combined in the first combine unit 17. The voltage combined in the first combining unit 17 is a DC voltage (current in which the voltage does not drop to 0). As will be described later, if a smoothing capacitor is not used, the DC voltage at this point may not have a sufficiently small fluctuation in the potential difference.

第１の合波部１７において合波された電圧は，第２の分離部２１において，第３の分離電圧２３と，第４の分離電圧２７に分離される。そして，第３の分離電圧２３は，第２の移相器２５に入力される。第２の移相器２５から出力された電圧と，第４の分離電圧２７は，第２の合波部２９において，合波される。これにより，平滑コンデンサを用いなくても，交流電圧をより電位差が少ない直流電圧へ変換することができる。 The voltage combined in the first combine unit 17 is separated into a third separation voltage 23 and a fourth separation voltage 27 in the second separation unit 21. Then, the third separation voltage 23 is input to the second phase shifter 25. The voltage output from the second phase shifter 25 and the fourth separation voltage 27 are combined at the second combine unit 29. This makes it possible to convert an AC voltage into a DC voltage with a smaller potential difference without using a smoothing capacitor.

ここで，全波整流回路９，１５は，それぞれの入力電圧を全波整流し，出力する。全波整流回路９，１５は，一般的な全波整流回路を用いるこができる。例えば，４つのダイオードを組み合わせたダイオードブリッジを用いて，交流電圧のマイナス側の波形を反転させることで，全波形を直流にする。また、全波整流回路９，１５として，ブリッジ回路などの他形式の全波整流回路を用いても良い。ただし，本実施の形態では，全波整流回路は，出力を安定させるための平滑コンデンサを含まない。通常は，出力を一定以上に維持し続けるため電荷を充放電する目的で平滑コンデンサを配置する場合があるが，一般的に平滑コンデンサとして用いられる電解コンデンサは，劣化しやすい素子の一つであり，その仕様で規定された時間以上稼働させると経年劣化する可能性があるからである。これにより，電源回路の長寿命化が可能となる。 Here, the full-wave rectifier circuits 9 and 15 full-wave rectify and output each input voltage. As the full-wave rectifier circuits 9 and 15, a general full-wave rectifier circuit can be used. For example, by using a diode bridge that combines four diodes and inverting the waveform on the negative side of the AC voltage, the entire waveform is converted to direct current. Further, as the full-wave rectifier circuits 9 and 15, other types of full-wave rectifier circuits such as a bridge circuit may be used. However, in the present embodiment, the full-wave rectifier circuit does not include a smoothing capacitor for stabilizing the output. Normally, a smoothing capacitor is placed for the purpose of charging and discharging electric charges in order to keep the output above a certain level, but the electrolytic capacitor generally used as a smoothing capacitor is one of the elements that easily deteriorates. ， This is because if it is operated for more than the time specified in the specifications, it may deteriorate over time. This makes it possible to extend the life of the power supply circuit.

ここで，移相器は，電圧の波形の位相を所定の角度ずらすことを可能にする素子である。移相器１３，２５は，一般的なものを用いることができる。第１の移相器１３および第２の移相器２５は，それぞれに入力される電圧の位相を，それぞれが異なる角度分，遅らせるための移相器である。より好ましくは，第１の移相器１３および第２の移相器２５のそれぞれに入力される電圧の位相を，それぞれ，８５〜９５度，４０〜５０度，遅らせることが望ましい。最適には，第１の移相器１３および第２の移相器２５は，入力される電圧の位相を，それぞれ，９０度，４５度，とすることが望ましい。出力される直流電圧の電位差の変動が最も少なくなるからである。 Here, the phase shifter is an element that makes it possible to shift the phase of the voltage waveform by a predetermined angle. As the phase shifters 13 and 25, general ones can be used. The first phase shifter 13 and the second phase shifter 25 are phase shifters for delaying the phase of the voltage input to each of them by different angles. More preferably, it is desirable to delay the phases of the voltages input to the first phase shifter 13 and the second phase shifter 25 by 85 to 95 degrees and 40 to 50 degrees, respectively. Optimally, it is desirable that the first phase shifter 13 and the second phase shifter 25 have the phases of the input voltages of 90 degrees and 45 degrees, respectively. This is because the fluctuation of the potential difference of the output DC voltage is the smallest.

ここで，合波部１７，２９は，配線を単に接続した部分であってもよいし，例えば，図４に示す回路を用いることができる。第１の全波整流回路９と第２の全波整流回路１５からそれぞれ出力された電圧は，それぞれ，入力端子９Ｉｎ，１５Ｉｎから入力され，抵抗器９Ｒ，１５Ｒを介して，合流する。合流された電圧は，抵抗器２１Ｒが並列接続されたオペアンプＯＰを通過して，出力端子２１Ｏｕｔから出力される。ここで，入力端子９Ｉｎ，１５Ｉｎから入力される電圧をそれぞれＶ１，Ｖ２とし，抵抗器９Ｒ，１５Ｒ，２１Ｒの抵抗値をそれぞれ９ＲＶ，１５ＲＶ，２１ＲＶとすると，出力端子２１Ｏｕｔから出力される電圧Ｖｏｕｔは，以下の式により求められる。
（数１）
Ｖｏｕｔ ＝ −２１ＲＶ × （Ｖ１／９ＲＶ ＋ Ｖ２／１５ＲＶ） Here, the wave junctions 17 and 29 may be portions where the wiring is simply connected, and for example, the circuit shown in FIG. 4 can be used. The voltages output from the first full-wave rectifier circuit 9 and the second full-wave rectifier circuit 15, respectively, are input from the input terminals 9In and 15In, respectively, and merge via the resistors 9R and 15R, respectively. The combined voltage passes through the operational amplifier OP to which the resistor 21R is connected in parallel, and is output from the output terminal 21Out. Here, assuming that the voltages input from the input terminals 9In and 15In are V1 and V2, respectively, and the resistance values of the resistors 9R, 15R, and 21R are 9RV, 15RV, and 21RV, respectively, the voltage Vout output from the output terminal 21Out is ， It is calculated by the following formula.
(Number 1)
Vout = -21RV x (V1 / 9RV + V2 / 15RV)

したがって，本発明の電源回路は，その用途に応じて，抵抗器９Ｒ，１５Ｒ，２１Ｒの抵抗値を適宜調整することで，任意の電圧を出力することが可能となる。 Therefore, the power supply circuit of the present invention can output an arbitrary voltage by appropriately adjusting the resistance values of the resistors 9R, 15R, and 21R according to the application.

図５は，本発明の電源回路による交流電圧から直流電圧への変換のプロセスとその効果を説明するための図である。図５の（１）〜（４）のいずれも，縦軸が電圧を，横軸が時間を，それぞれ示す。 FIG. 5 is a diagram for explaining the process of conversion from AC voltage to DC voltage by the power supply circuit of the present invention and its effect. In each of FIGS. 5 (1) to (4), the vertical axis represents voltage and the horizontal axis represents time.

図５の（１）において，太い曲線部分の波形が第１の合波部１７から出力された電圧１７ｏｕｔの波形を，細い曲線が第１の全波整流回路９から出力された電圧９ｏｕｔの波形を，破線で描かれた曲線が第２の全波整流回路１５から出力された電圧１５ｏｕｔの波形を，それぞれ示す。電圧９ｏｕｔの波形は，第１の全波整流回路９において，負極の電圧が正極に反転され，整流された状態を示している。電圧１５ｏｕｔの波形は，第１の移相器１３において，位相が９０度移相され，かつ，第２の全波整流回路１５において，負極の電圧が正極に反転され，整流された状態を示している。電圧１７ｏｕｔの波形は，第１の全波整流回路９から出力された電圧９ｏｕｔと，第２の全波整流回路１５から出力された電圧１５ｏｕｔが，第１の合波部１７において合波された状態を示している。ここで，電圧１７ｏｕｔの電位差ＰＤ１は，まだ十分に少なくなったとはいえない。 In FIG. 5 (1), the waveform of the thick curved portion is the waveform of the voltage 17out output from the first confluence portion 17, and the waveform of the thin curve is the waveform of the voltage 9out output from the first full-wave rectifying circuit 9. The curve drawn by the broken line shows the waveform of the voltage 15out output from the second full-wave rectifier circuit 15, respectively. The waveform of the voltage 9out shows a state in which the voltage of the negative electrode is inverted to the positive electrode and rectified in the first full-wave rectifier circuit 9. The waveform of the voltage 15out shows a state in which the phase is shifted by 90 degrees in the first phase shifter 13 and the voltage of the negative electrode is inverted to the positive electrode in the second full-wave rectifier circuit 15 and rectified. ing. As for the waveform of the voltage 17out, the voltage 9out output from the first full-wave rectifier circuit 9 and the voltage 15out output from the second full-wave rectifier circuit 15 are combined in the first combine section 17. Indicates the state. Here, it cannot be said that the potential difference PD1 with a voltage of 17 out has been sufficiently reduced.

図５の（２）は，第４の分離電圧２７の波形を示す。図５の（３）は，第３の分離電圧２３の移相が第２の移相器２５において，位相が４５度移相され，第２の移相器２５から出力された電圧２５ｏｕｔの波形を示す。図５の（４）は，第４の分離電圧２７と，第２の移相器２５から出力された電圧２５ｏｕｔが第２の合波部２９において合波された，第２の合波部２９から出力された電圧２９ｏｕｔの波形を示す。ここで，電圧２９ｏｕｔの電位差ＰＤ２は，電圧１７ｏｕｔの電位差ＰＤ１に比べて，約半分になっていることがわかった。このように，本発明の第１の側面は，平滑コンデンサを用いることなく，電位差の変動が顕著に低減された電源回路を提供するものである。 FIG. 5 (2) shows the waveform of the fourth separation voltage 27. In FIG. 5 (3), the phase shift of the third separation voltage 23 is shifted by 45 degrees in the second phase shifter 25, and the waveform of the voltage 25 out output from the second phase shifter 25 is shown. Is shown. In FIG. 5 (4), the fourth separation voltage 27 and the voltage 25out output from the second phase shifter 25 are combined in the second combiner 29, the second combiner 29. The waveform of the voltage 29out output from is shown. Here, it was found that the potential difference PD2 having a voltage of 29 out was about half that of the potential difference PD1 having a voltage of 17 out. As described above, the first aspect of the present invention is to provide a power supply circuit in which fluctuations in potential difference are remarkably reduced without using a smoothing capacitor.

（第２の実施の形態）
図２は，本発明の第２の実施の形態にかかわる電源回路の基本構成を示す図である。この電源回路は，第１の実施の形態で説明した構成に加えて，さらに，第２の分離部２１と第２の移相器２５の間に配置されるスイッチ３１と，スイッチに接続されるＯＮ／ＯＦＦ制御部３３と，ＯＮ／ＯＦＦ制御部３３に接続されるフリッカ検出部３５を有する。 (Second Embodiment)
FIG. 2 is a diagram showing a basic configuration of a power supply circuit according to a second embodiment of the present invention. This power supply circuit is further connected to a switch 31 arranged between the second separation unit 21 and the second phase shifter 25, in addition to the configuration described in the first embodiment. It has an ON / OFF control unit 33 and a flicker detection unit 35 connected to the ON / OFF control unit 33.

まず，フリッカ検出部３５がフリッカを検出した場合，ＯＮ／ＯＦＦ制御部３３にフリッカが検出された旨の電気信号を送信する。ＯＮ／ＯＦＦ制御部３３は，フリッカが検出された旨の電気信号を受信した場合，スイッチ３１をＯＮにする。これにより，第１の合波部１７から出力された電圧１７ｏｕｔが，第２の分離部２１において第３の分離電圧２３と第４の分離電圧２７に分離される。第３の分離電圧２３は，第２の移相器２５によって，例えば，４５度移相される。第２の移相器２５から出力された電圧２５ｏｕｔと第４の分離電圧２７は，第２の合波２９において，合波される。 First, when the flicker detection unit 35 detects the flicker, an electric signal indicating that the flicker has been detected is transmitted to the ON / OFF control unit 33. When the ON / OFF control unit 33 receives an electric signal indicating that a flicker has been detected, the ON / OFF control unit 33 turns on the switch 31. As a result, the voltage 17out output from the first combiner 17 is separated into the third separation voltage 23 and the fourth separation voltage 27 in the second separation section 21. The third separation voltage 23 is phase-shifted by, for example, 45 degrees by the second phase shifter 25. The voltage 25 out output from the second phase shifter 25 and the fourth separation voltage 27 are combined in the second combined wave 29.

これにより，第１の実施の形態と同様に，電源回路から出力された直流電圧の電位差が低減され，フリッカの発生を抑制することが可能となる。すなわち，第２の実施の形態にかかわる電源回路は，フリッカの発生に応じて，選択的に電位差を低減することを可能とする電源回路を提供するものである。なお，本発明の電源回路の用途に応じて，例えば，スイッチ３１をノーマリークローズのスイッチとして，選択的にオープンにするという構成も可能であることはいうまでもない。 As a result, as in the first embodiment, the potential difference of the DC voltage output from the power supply circuit is reduced, and the occurrence of flicker can be suppressed. That is, the power supply circuit according to the second embodiment provides a power supply circuit capable of selectively reducing the potential difference according to the occurrence of flicker. Needless to say, depending on the application of the power supply circuit of the present invention, for example, the switch 31 can be selectively opened as a normally closed switch.

ここで，フリッカ検出部３５は，例えば，フォトダイオード，フォトトランジスタ，フォトレジスタ等の感光デバイスから構成されてもよいし，本発明の電源回路の用途に応じて，適宜選択することができる。感光デバイスが受光する光にフリッカが生じた場合，そのフリッカを検知して電気信号を発信する仕組みであればよく，当業者が公知技術を用いて適宜構成することができる。また，ＯＮ／ＯＦＦ制御部３３は，フォトモスリレー等，一般的なものを用いることができる。また，スイッチ３１は，接合型ＦＥＴ等，一般的なものを用いることができる。 Here, the flicker detection unit 35 may be composed of a photosensitive device such as a photodiode, a phototransistor, or a photoresistor, or may be appropriately selected depending on the application of the power supply circuit of the present invention. When flicker occurs in the light received by the photosensitive device, any mechanism may be used as long as the mechanism detects the flicker and transmits an electric signal, and a person skilled in the art can appropriately configure it by using a known technique. Further, as the ON / OFF control unit 33, a general one such as a photomos relay can be used. Further, as the switch 31, a general switch such as a junction FET can be used.

（第３の実施の形態）
図３は，本発明の第３の実施の形態にかかわる電源回路の基本構成を示す図である。この電源回路は，第１の全波整流回路９，第１の分離部５，第２の分離部２１，第１の合波部１７，第２の合波部２９，第１の移相器１３および第２の移相器２５を含んで構成される。 (Third Embodiment)
FIG. 3 is a diagram showing a basic configuration of a power supply circuit according to a third embodiment of the present invention. This power supply circuit includes a first full-wave rectifier circuit 9, a first separation section 5, a second separation section 21, a first combine section 17, a second combine section 29, and a first phase shifter. 13 and a second phase shifter 25 are included.

まず，本発明の電源回路に入力されてきた交流電圧が直流電圧に変換される流れを説明する。本発明の電源回路に入力されてきた交流電圧３は，第１の全波整流回路９により，直流電圧に変換される。そして，第１の分離部５において，第１の分離電圧７と，第２の分離電圧１１に分離される。そして，第２の分離電圧１１は，第１の移相器１３に入力される。第１の分離電圧７と第１の移相器１３から出力された直流電圧は，第１の合波部１７において合波される。 First, the flow of converting the AC voltage input to the power supply circuit of the present invention into the DC voltage will be described. The AC voltage 3 input to the power supply circuit of the present invention is converted into a DC voltage by the first full-wave rectifier circuit 9. Then, in the first separation unit 5, the first separation voltage 7 and the second separation voltage 11 are separated. Then, the second separation voltage 11 is input to the first phase shifter 13. The DC voltage output from the first separation voltage 7 and the first phase shifter 13 is combined at the first combine unit 17.

第１の合波部１７において合波された電圧は，第２の分離部２１において，第３の分離電圧２３と，第４の分離電圧２７に分離される。そして，第３の分離電圧２３は，第２の移相器２５に入力される。第２の移相器２５から出力された電圧と，第４の分離電圧２７は，第２の合波部２９において，合波される。その他の事項については，第１の実施の形態における説明と同様である。これにより，平滑コンデンサを用いなくても，交流電圧をより電位差が少ない直流電圧へ変換することができる。 The voltage combined in the first combine unit 17 is separated into a third separation voltage 23 and a fourth separation voltage 27 in the second separation unit 21. Then, the third separation voltage 23 is input to the second phase shifter 25. The voltage output from the second phase shifter 25 and the fourth separation voltage 27 are combined at the second combine unit 29. Other matters are the same as those described in the first embodiment. This makes it possible to convert an AC voltage into a DC voltage with a smaller potential difference without using a smoothing capacitor.

本発明の第３の実施の形態は，平滑コンデンサを用いることなく，電位差の変動が顕著に低減された電源回路を提供するものである。さらに，第１の実施の形態に比べて，全波整流回路を少なくすることができる点において，優れている。 A third embodiment of the present invention provides a power supply circuit in which fluctuations in potential difference are remarkably reduced without using a smoothing capacitor. Further, it is superior in that the number of full-wave rectifier circuits can be reduced as compared with the first embodiment.

（第４の実施の形態）
図３は，本発明の第４の実施の形態にかかわる電源回路の基本構成を示す図でもあるため，引き続き，図３を用いて第４の実施の形態について説明する。この電源回路は，第３の実施の形態で説明した構成に加えて，さらに，第２の分離部２１と第２の移相器２５の間に配置されるスイッチ３１と，スイッチに接続されるＯＮ／ＯＦＦ制御部３３と，ＯＮ／ＯＦＦ制御部３３に接続されるフリッカ検出部３５を有する。 (Fourth Embodiment)
Since FIG. 3 is also a diagram showing the basic configuration of the power supply circuit according to the fourth embodiment of the present invention, the fourth embodiment will be described continuously with reference to FIG. This power supply circuit is further connected to a switch 31 arranged between the second separation unit 21 and the second phase shifter 25, in addition to the configuration described in the third embodiment. It has an ON / OFF control unit 33 and a flicker detection unit 35 connected to the ON / OFF control unit 33.

まず，フリッカ検出部３５がフリッカを検出した場合，ＯＮ／ＯＦＦ制御部３３にフリッカが検出された旨の電気信号を送信する。ＯＮ／ＯＦＦ制御部３３は，フリッカが検出された旨の電気信号を受信した場合，スイッチ３１をＯＮにする。これにより，第１の合波部１７から出力された電圧１７ｏｕｔが，第２の分離部２１において第３の分離電圧２３と第４の分離電圧２７に分離される。第３の分離電圧２３は，第２の移相器２５によって，例えば，４５度移相される。第２の移相器２５から出力された電圧２５ｏｕｔと第４の分離電圧２７は，第２の合波２９において，合波される。 First, when the flicker detection unit 35 detects the flicker, an electric signal indicating that the flicker has been detected is transmitted to the ON / OFF control unit 33. When the ON / OFF control unit 33 receives an electric signal indicating that a flicker has been detected, the ON / OFF control unit 33 turns on the switch 31. As a result, the voltage 17out output from the first combiner 17 is separated into the third separation voltage 23 and the fourth separation voltage 27 in the second separation section 21. The third separation voltage 23 is phase-shifted by, for example, 45 degrees by the second phase shifter 25. The voltage 25 out output from the second phase shifter 25 and the fourth separation voltage 27 are combined in the second combined wave 29.

これにより，第３の実施の形態と同様に，電源回路から出力された直流電圧の電位差が低減され，フリッカの発生を抑制することが可能となる。すなわち，第４の実施の形態にかかわる電源回路は，フリッカの発生に応じて，選択的に電位差を低減することを可能とする電源回路を提供するものである。その他の事項については，第２の実施の形態における説明と同様である。なお，第４の実施の形態は，第２の実施の形態に比べて，全波整流回路を少なくすることができる点において，優れている。 As a result, as in the third embodiment, the potential difference of the DC voltage output from the power supply circuit is reduced, and the occurrence of flicker can be suppressed. That is, the power supply circuit according to the fourth embodiment provides a power supply circuit capable of selectively reducing the potential difference according to the occurrence of flicker. Other matters are the same as those described in the second embodiment. The fourth embodiment is superior to the second embodiment in that the number of full-wave rectifier circuits can be reduced.

本発明は，電器産業において利用されうる。 The present invention can be used in the electrical industry.

５，２１ 分離部
９，１５ 全波整流回路
１３，２５ 移相器
１７，２９ 合波部
３１ スイッチ
３３ ＯＮ／ＯＦＦ制御部
３５ フリッカ検出部
5,21 Separation unit 9,15 Full-wave rectifier circuit 13,25 Phase shifter 17, 29 Wave-matching unit 31 Switch 33 ON / OFF control unit 35 Flicker detection unit

Claims (4)

交流電圧（３）を直流電圧に変換する電源回路であって，
前記交流電圧（３）を分離する第１の分離部（５）と，
第１の分離部（５）で分離された第１の分離電圧（７）を整流する第１の全波整流回路（９）と，
第１の分離部（５）で分離された第２の分離電圧（１１）の位相をずらす第１の移相器（１３）と，
第１の移相器（１３）からの出力電圧を整流する第２の全波整流回路（１５）と，
第１の全波整流回路（９）の出力電圧と第２の全波整流回路（１５）の出力電圧を合波する第１の合波部（１７）と，
第１の合波部（１７）からの出力電圧を分離する第２の分離部（２１）と，
第２の分離部（２１）で分離された第３の分離電圧（２３）の位相をずらす第２の移相器（２５）と，
第２の分離部（２１）で分離された第４の分離電圧（２７）と，第２の移相器（２５）からの出力電圧とを合波する第２の合波部（２９）と，
を含み，
第１の移相器（１３）と第２の移相器（２５）の位相変化量は異なる，
電源回路。 A power supply circuit that converts AC voltage (3) into DC voltage.
The first separation unit (5) that separates the AC voltage (3) and
A first full-wave rectifier circuit (9) that rectifies the first separation voltage (7) separated by the first separation unit (5), and
A first phase shifter (13) that shifts the phase of the second separation voltage (11) separated by the first separation unit (5), and
A second full-wave rectifier circuit (15) that rectifies the output voltage from the first phase shifter (13), and
A first combiner (17) that combines the output voltage of the first full-wave rectifier circuit (9) with the output voltage of the second full-wave rectifier circuit (15).
A second separator (21) that separates the output voltage from the first combiner (17), and
A second phase shifter (25) that shifts the phase of the third separation voltage (23) separated by the second separation section (21), and
With the second combiner (29) that combines the fourth separation voltage (27) separated by the second separator (21) and the output voltage from the second phase shifter (25). ，
Including
The amount of phase change between the first phase shifter (13) and the second phase shifter (25) is different.
Power circuit. 請求項１の電源回路であって，
第１の合波部（１７）と，第２の移相器（２５）との間に設けられたスイッチ（３１）と，
前記スイッチ（３１）のＯＮ／ＯＦＦを制御するＯＮ／ＯＦＦ制御部（３３）と，
前記電源回路が駆動する照明のフリッカを検出するフリッカ検出部（３５）と，を更に備え，
前記ＯＮ／ＯＦＦ制御部（３３）は，フリッカを検出した際に，前記スイッチ（３１）のＯＮ／ＯＦＦを制御する，電源回路。 The power supply circuit of claim 1.
A switch (31) provided between the first combiner (17) and the second phase shifter (25), and
An ON / OFF control unit (33) that controls ON / OFF of the switch (31) and
A flicker detection unit (35) for detecting flicker of lighting driven by the power supply circuit is further provided.
The ON / OFF control unit (33) is a power supply circuit that controls ON / OFF of the switch (31) when a flicker is detected. 交流電圧（３）を直流電圧に変換する電源回路であって，
前記交流電圧（３）を整流する第１の全波整流回路（９）と，
第１の全波整流回路（９）からの出力電圧を，第１の分離電圧（７）と第２の分離電圧（１１）に分離する第１の分離部（５）と，
第１の分離部（５）で分離された第２の分離電圧（１１）の位相をずらす第１の移相器（１３）と，
第１の全波整流回路（９）の第１の分離電圧（７）と，第１の移相器（１３）の出力電圧を合波する第１の合波部（１７）と，
第１の合波部（１７）からの出力電圧を第３の分離電圧２３と第４の分離電圧（２７）に分離する第２の分離部（２１）と，
第２の分離部（２１）で分離された，第３の分離電圧２３の位相をずらす第２の移相器（２５）と，
第２の分離部（２１）で分離された第４の分離電圧（２７）と，第２の移相器（２５）からの出力電圧とを合波する第２の合波部（２９）と，
を含み，
第１の移相器（１３）と第２の移相器（２３）の位相変化量は異なる，
電源回路。 A power supply circuit that converts AC voltage (3) into DC voltage.
The first full-wave rectifier circuit (9) that rectifies the AC voltage (3) and
A first separation unit (5) that separates the output voltage from the first full-wave rectifier circuit (9) into a first separation voltage (7) and a second separation voltage (11).
A first phase shifter (13) that shifts the phase of the second separation voltage (11) separated by the first separation unit (5), and
A first combiner (17) that combines the output voltage of the first separation voltage (7) of the first full-wave rectifier circuit (9) and the output voltage of the first phase shifter (13).
A second separation section (21) that separates the output voltage from the first combiner section (17) into a third separation voltage 23 and a fourth separation voltage (27).
The second phase shifter (25), which is separated by the second separation unit (21) and shifts the phase of the third separation voltage 23, and
With the second combiner (29) that combines the fourth separation voltage (27) separated by the second separator (21) and the output voltage from the second phase shifter (25). ，
Including
The amount of phase change between the first phase shifter (13) and the second phase shifter (23) is different.
Power circuit. 請求項３の電源回路であって，
第１の合波部（１７）と第２の移相器（２５）との間に設けられたスイッチ（３１）と，
前記スイッチ（３１）のＯＮ／ＯＦＦを制御するＯＮ／ＯＦＦ制御部（３３）と，
前記電源回路が駆動する照明のフリッカを検出するフリッカ検出部（３５）と，を更に備え，
前記ＯＮ／ＯＦＦ制御部（３３）は，フリッカを検出した際に，前記スイッチ（３１）のＯＮ／ＯＦＦを制御する，電源回路。
The power supply circuit of claim 3.
A switch (31) provided between the first combiner (17) and the second phase shifter (25), and
An ON / OFF control unit (33) that controls ON / OFF of the switch (31) and
A flicker detection unit (35) for detecting flicker of lighting driven by the power supply circuit is further provided.
The ON / OFF control unit (33) is a power supply circuit that controls ON / OFF of the switch (31) when a flicker is detected.
JP2018002289A 2018-01-11 2018-01-11 Power supply and control device Active JP7055640B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2018002289A JP7055640B2 (en) 2018-01-11 2018-01-11 Power supply and control device
PCT/JP2019/000723 WO2019139131A1 (en) 2018-01-11 2019-01-11 Power supply and control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2018002289A JP7055640B2 (en) 2018-01-11 2018-01-11 Power supply and control device

Publications (2)

Publication Number Publication Date
JP2021057926A true JP2021057926A (en) 2021-04-08
JP7055640B2 JP7055640B2 (en) 2022-04-18

Family

ID=67219065

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018002289A Active JP7055640B2 (en) 2018-01-11 2018-01-11 Power supply and control device

Country Status (2)

Country Link
JP (1) JP7055640B2 (en)
WO (1) WO2019139131A1 (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56103973A (en) * 1980-01-21 1981-08-19 Victor Co Of Japan Ltd Load balancing circuit for power circuit
JPH09135570A (en) * 1995-11-07 1997-05-20 Yaskawa Electric Corp Multiple rectifier
JP2002010646A (en) * 2000-06-15 2002-01-11 Toshiba Corp Rectifier and transformer
JP2006081259A (en) * 2004-09-08 2006-03-23 Mitsubishi Heavy Ind Ltd Rectifying circuit
JP2011077009A (en) * 2009-10-02 2011-04-14 Fujisaki Denki Kk Lighting system of tunnel
JP2014217257A (en) * 2013-04-30 2014-11-17 株式会社ブリッジ・マーケット Power supply circuit, drive load, and led lighting

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56103973A (en) * 1980-01-21 1981-08-19 Victor Co Of Japan Ltd Load balancing circuit for power circuit
JPH09135570A (en) * 1995-11-07 1997-05-20 Yaskawa Electric Corp Multiple rectifier
JP2002010646A (en) * 2000-06-15 2002-01-11 Toshiba Corp Rectifier and transformer
JP2006081259A (en) * 2004-09-08 2006-03-23 Mitsubishi Heavy Ind Ltd Rectifying circuit
JP2011077009A (en) * 2009-10-02 2011-04-14 Fujisaki Denki Kk Lighting system of tunnel
JP2014217257A (en) * 2013-04-30 2014-11-17 株式会社ブリッジ・マーケット Power supply circuit, drive load, and led lighting

Also Published As

Publication number Publication date
WO2019139131A1 (en) 2019-07-18
JP7055640B2 (en) 2022-04-18

Similar Documents

Publication Publication Date Title
JP5645109B2 (en) Two-wire load control device
JP4893251B2 (en) Matrix converter and device equipped with the same
JP5634280B2 (en) Polarity detection circuit
JP5975375B2 (en) 2-wire dimmer switch
CN102570434A (en) Power converter
JP2012185998A (en) Illumination system
JP2010135473A (en) Light-emitting diode driving power supply unit
CN107736080B (en) Light modulation device
JP2017050258A (en) Dimmer
JP2007282442A (en) Ac/dc conversion circuit
US20130088904A1 (en) Alternating-current/direct-current converter
KR20040105605A (en) Power supply for arc-applied equipment
JP2014003784A (en) Power-supply device for lighting and lighting apparatus
JP7055640B2 (en) Power supply and control device
US20210126549A1 (en) Power switcher, power rectifier, and power converter
JP6022883B2 (en) Power supply
WO2018055990A1 (en) Protective circuit for light adjusting device, and light adjusting device
JP5383290B2 (en) Power supply circuit and lighting device
JP6522568B2 (en) Switching power supply device and control method thereof
KR101741830B1 (en) Uninterruptible power supply apparatus and method thereof
JP5909634B2 (en) Two-wire load control device
JP5849216B2 (en) Load control device
JP2014217257A (en) Power supply circuit, drive load, and led lighting
JP2012070544A (en) Power supply circuit, ventilator using the same and luminaire using the same
JP4522157B2 (en) Battery charging device and power supply device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20200929

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20210108

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20211102

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20211111

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20220308

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20220406

R150 Certificate of patent or registration of utility model

Ref document number: 7055640

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150