JP2020537785A5 - - Google Patents

Download PDF

Info

Publication number
JP2020537785A5
JP2020537785A5 JP2020521412A JP2020521412A JP2020537785A5 JP 2020537785 A5 JP2020537785 A5 JP 2020537785A5 JP 2020521412 A JP2020521412 A JP 2020521412A JP 2020521412 A JP2020521412 A JP 2020521412A JP 2020537785 A5 JP2020537785 A5 JP 2020537785A5
Authority
JP
Japan
Prior art keywords
neural network
network accelerator
accelerator
interface
host computer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2020521412A
Other languages
English (en)
Japanese (ja)
Other versions
JP7196167B2 (ja
JP2020537785A (ja
Filing date
Publication date
Priority claimed from US15/785,800 external-priority patent/US11620490B2/en
Application filed filed Critical
Publication of JP2020537785A publication Critical patent/JP2020537785A/ja
Publication of JP2020537785A5 publication Critical patent/JP2020537785A5/ja
Application granted granted Critical
Publication of JP7196167B2 publication Critical patent/JP7196167B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2020521412A 2017-10-17 2018-10-16 ホスト通信されるマージされた重みと層単位命令のパッケージとを使用するニューラルネットワークアクセラレータによる多層ニューラルネットワーク処理 Active JP7196167B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/785,800 2017-10-17
US15/785,800 US11620490B2 (en) 2017-10-17 2017-10-17 Multi-layer neural network processing by a neural network accelerator using host communicated merged weights and a package of per-layer instructions
PCT/US2018/056112 WO2019079319A1 (en) 2017-10-17 2018-10-16 NEURONAL MULTICOUCHE NETWORK PROCESSING BY A NEURONAL NETWORK ACCELERATOR USING CONTAINED HOST COMMUNICATION WEIGHTS AND A LAYERED INSTRUCTION PACKAGE

Publications (3)

Publication Number Publication Date
JP2020537785A JP2020537785A (ja) 2020-12-24
JP2020537785A5 true JP2020537785A5 (https=) 2021-11-25
JP7196167B2 JP7196167B2 (ja) 2022-12-26

Family

ID=64110172

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020521412A Active JP7196167B2 (ja) 2017-10-17 2018-10-16 ホスト通信されるマージされた重みと層単位命令のパッケージとを使用するニューラルネットワークアクセラレータによる多層ニューラルネットワーク処理

Country Status (6)

Country Link
US (1) US11620490B2 (https=)
EP (1) EP3698296B1 (https=)
JP (1) JP7196167B2 (https=)
KR (1) KR102578508B1 (https=)
CN (1) CN111226231A (https=)
WO (1) WO2019079319A1 (https=)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11037330B2 (en) * 2017-04-08 2021-06-15 Intel Corporation Low rank matrix compression
US11386644B2 (en) * 2017-10-17 2022-07-12 Xilinx, Inc. Image preprocessing for generalized image processing
US10565285B2 (en) * 2017-12-18 2020-02-18 International Business Machines Corporation Processor and memory transparent convolutional lowering and auto zero padding for deep neural network implementations
US11250107B2 (en) * 2019-07-15 2022-02-15 International Business Machines Corporation Method for interfacing with hardware accelerators
US11573828B2 (en) * 2019-09-16 2023-02-07 Nec Corporation Efficient and scalable enclave protection for machine learning programs
US11501145B1 (en) * 2019-09-17 2022-11-15 Amazon Technologies, Inc. Memory operation for systolic array
KR102463123B1 (ko) * 2019-11-29 2022-11-04 한국전자기술연구원 뉴럴 네트워크 가속기의 효율적인 제어, 모니터링 및 소프트웨어 디버깅 방법
US12554962B2 (en) * 2019-12-24 2026-02-17 Intel Corporation Configurable processor element arrays for implementing convolutional neural networks
US11132594B2 (en) * 2020-01-03 2021-09-28 Capital One Services, Llc Systems and methods for producing non-standard shaped cards
US11182159B2 (en) * 2020-02-26 2021-11-23 Google Llc Vector reductions using shared scratchpad memory
CN111461316A (zh) * 2020-03-31 2020-07-28 中科寒武纪科技股份有限公司 计算神经网络的方法、装置、板卡及计算机可读存储介质
CN111461315A (zh) * 2020-03-31 2020-07-28 中科寒武纪科技股份有限公司 计算神经网络的方法、装置、板卡及计算机可读存储介质
US11783163B2 (en) * 2020-06-15 2023-10-10 Arm Limited Hardware accelerator for IM2COL operation
KR102860333B1 (ko) * 2020-06-22 2025-09-16 삼성전자주식회사 가속기, 가속기의 동작 방법 및 이를 포함한 가속기 시스템
KR102859455B1 (ko) * 2020-08-31 2025-09-12 삼성전자주식회사 가속기, 가속기의 동작 방법 및 이를 포함한 전자 장치
KR102893029B1 (ko) * 2020-09-11 2025-11-27 삼성전자주식회사 스토리지 장치 및 스토리지 장치의 동작 방법
CN113485762B (zh) * 2020-09-19 2024-07-26 广东高云半导体科技股份有限公司 用可配置器件卸载计算任务以提高系统性能的方法和装置
US20220108209A1 (en) * 2020-10-05 2022-04-07 Microsoft Technology Licensing, Llc Shared memory spaces in data and model parallelism
CN112613605A (zh) * 2020-12-07 2021-04-06 深兰人工智能(深圳)有限公司 神经网络加速控制方法、装置、电子设备及存储介质
US20220179703A1 (en) * 2020-12-07 2022-06-09 Nvidia Corporation Application programming interface for neural network computation
US20230325648A1 (en) * 2020-12-10 2023-10-12 Neuronix AI Labs Inc. Neural networks processing units activation sparsity removal
CN112580787B (zh) * 2020-12-25 2023-11-17 北京百度网讯科技有限公司 神经网络加速器的数据处理方法、装置、设备及存储介质
US12094531B2 (en) * 2021-01-11 2024-09-17 Micron Technology, Inc. Caching techniques for deep learning accelerator
DE102021202934A1 (de) * 2021-03-25 2022-09-29 Robert Bosch Gesellschaft mit beschränkter Haftung Verfolgung mehrerer Objekte mit neuronalen Netzwerken, lokalen Speichern und einem gemeinsamen Speicher
CN113326479A (zh) * 2021-05-28 2021-08-31 哈尔滨理工大学 一种基于fpga的k均值算法的实现方法
CN121902881A (zh) 2023-04-06 2026-04-21 墨子国际有限公司 用于神经网络加速器的分层片上网络（noc）

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6346825B1 (en) 2000-10-06 2002-02-12 Xilinx, Inc. Block RAM with configurable data width and parity for use in a field programmable gate array
WO2014204615A2 (en) * 2013-05-22 2014-12-24 Neurala, Inc. Methods and apparatus for iterative nonspecific distributed runtime architecture and its application to cloud intelligence
US10339041B2 (en) * 2013-10-11 2019-07-02 Qualcomm Incorporated Shared memory architecture for a neural simulator
US11099918B2 (en) * 2015-05-11 2021-08-24 Xilinx, Inc. Accelerating algorithms and applications on FPGAs
US10083395B2 (en) * 2015-05-21 2018-09-25 Google Llc Batch processing in a neural network processor
US10417555B2 (en) * 2015-05-29 2019-09-17 Samsung Electronics Co., Ltd. Data-optimized neural network traversal
KR102628902B1 (ko) * 2015-10-28 2024-01-24 구글 엘엘씨 계산 그래프들 프로세싱
US9875104B2 (en) * 2016-02-03 2018-01-23 Google Llc Accessing data in multi-dimensional tensors
US10891538B2 (en) * 2016-08-11 2021-01-12 Nvidia Corporation Sparse convolutional neural network accelerator
CN107239823A (zh) 2016-08-12 2017-10-10 北京深鉴科技有限公司 一种用于实现稀疏神经网络的装置和方法
US10802992B2 (en) * 2016-08-12 2020-10-13 Xilinx Technology Beijing Limited Combining CPU and special accelerator for implementing an artificial neural network
US10489702B2 (en) * 2016-10-14 2019-11-26 Intel Corporation Hybrid compression scheme for efficient storage of synaptic weights in hardware neuromorphic cores
US10175980B2 (en) * 2016-10-27 2019-01-08 Google Llc Neural network compute tile
US10949736B2 (en) * 2016-11-03 2021-03-16 Intel Corporation Flexible neural network accelerator and methods therefor
JP6961011B2 (ja) * 2016-12-09 2021-11-05 ベイジン ホライズン インフォメーション テクノロジー カンパニー リミテッド データ管理のためのシステム及び方法
GB2568776B (en) * 2017-08-11 2020-10-28 Google Llc Neural network accelerator with parameters resident on chip

Similar Documents

Publication Publication Date Title
JP2020537785A5 (https=)
CN113678113B (zh) 计算存储装置与基于网络化的系统
EP3612945B1 (en) Data processing performance enhancement for neural networks using a virtualized data iterator
US20190065437A1 (en) Apparatus and methods for matrix addition and subtraction
KR101843243B1 (ko) 제로값을 피연산자로 갖는 연산자에 대한 연산을 스킵하는 연산 방법 및 연산 장치
JP2008500619A5 (https=)
JP2011512590A5 (https=)
CN108290704B (zh) 用于为至少一个电梯确定分配决策的方法和设备
US11615291B1 (en) Neural network modules
TW200622676A (en) Information processing device, process control method, and recording medium recorded with computer readable program
JP2019502201A5 (https=)
JP2020537227A5 (https=)
JP2019525294A5 (https=)
JP2017504129A5 (https=)
US10747691B2 (en) Memory device, a dual inline memory module, a storage device, an apparatus for storing, a method for storing, a computer program, a machine readable storage, and a machine readable medium
RU2008148347A (ru) Способ улучшения характеристик при обработке данных межпроцессной цифровой модели
CN110825629A (zh) 参数调优方法及相关装置
CN111461310A (zh) 处理神经网络模型的神经网络设备、神经网络系统和方法
US9325576B2 (en) Dynamic server to server configuration and initialization
JP2018143404A5 (https=)
CN113868174B (zh) 验证平台搭建方法、装置及存储介质
CN105653386B (zh) 一种进程崩溃处理方法及终端设备
CN105677456A (zh) 一种进程信息的写方法及用户设备
TWI634436B (zh) 緩衝裝置及卷積運算裝置與方法
US10108340B2 (en) Method and system for a common processing framework for memory device controllers