JP2019164491A5 - - Google Patents

Download PDF

Info

Publication number
JP2019164491A5
JP2019164491A5 JP2018051258A JP2018051258A JP2019164491A5 JP 2019164491 A5 JP2019164491 A5 JP 2019164491A5 JP 2018051258 A JP2018051258 A JP 2018051258A JP 2018051258 A JP2018051258 A JP 2018051258A JP 2019164491 A5 JP2019164491 A5 JP 2019164491A5
Authority
JP
Japan
Prior art keywords
cache
control circuit
information processing
access target
target address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
JP2018051258A
Other languages
English (en)
Japanese (ja)
Other versions
JP2019164491A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2018051258A priority Critical patent/JP2019164491A/ja
Priority claimed from JP2018051258A external-priority patent/JP2019164491A/ja
Priority to US16/114,500 priority patent/US20190286562A1/en
Publication of JP2019164491A publication Critical patent/JP2019164491A/ja
Publication of JP2019164491A5 publication Critical patent/JP2019164491A5/ja
Abandoned legal-status Critical Current

Links

JP2018051258A 2018-03-19 2018-03-19 情報処理装置及びキャッシュ制御装置 Abandoned JP2019164491A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2018051258A JP2019164491A (ja) 2018-03-19 2018-03-19 情報処理装置及びキャッシュ制御装置
US16/114,500 US20190286562A1 (en) 2018-03-19 2018-08-28 Information processing apparatus, cache control apparatus and cache control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2018051258A JP2019164491A (ja) 2018-03-19 2018-03-19 情報処理装置及びキャッシュ制御装置

Publications (2)

Publication Number Publication Date
JP2019164491A JP2019164491A (ja) 2019-09-26
JP2019164491A5 true JP2019164491A5 (https=) 2020-02-20

Family

ID=67905624

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018051258A Abandoned JP2019164491A (ja) 2018-03-19 2018-03-19 情報処理装置及びキャッシュ制御装置

Country Status (2)

Country Link
US (1) US20190286562A1 (https=)
JP (1) JP2019164491A (https=)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6273733B2 (ja) * 2013-09-20 2018-02-07 富士通株式会社 演算処理装置、情報処理装置、情報処理装置の制御方法および情報処理装置の制御プログラム
KR102362239B1 (ko) * 2015-12-30 2022-02-14 삼성전자주식회사 디램 캐시를 포함하는 메모리 시스템 및 그것의 캐시 관리 방법

Similar Documents

Publication Publication Date Title
JP6933896B2 (ja) 複数のプロセッサ・コアを含むマルチスレッド・データ処理システムにおいて変換エントリを無効化する方法、処理ユニット、データ処理システム、設計構造体
KR101677900B1 (ko) 데이터 처리장치 내부의 로컬 캐시 구조에 발행된 액세스 연산을 처리하는 장치 및 방법
JP6701284B2 (ja) 仮想化されたコンピューティング環境におけるダイレクトメモリアクセス要求のルーティング
EP3441886B1 (en) Method and processor for processing data
US20140149679A1 (en) Page crossing prefetches
US9886397B2 (en) Load and store ordering for a strongly ordered simultaneous multithreading core
CN117609110A (zh) 一种缓存方法、高速缓存、电子设备及可读存储介质
US20200117608A1 (en) State and probabilty based cache line replacement
JP2016507097A5 (https=)
US9910780B2 (en) Pre-loading page table cache lines of a virtual machine
US10437732B2 (en) Multi-level cache with associativity collision compensation
US8352646B2 (en) Direct access to cache memory
KR20230054447A (ko) 경합 시 원자 메모리 동작을 실행하는 방법
CN118140214A (zh) 用于重新引用间隔预测高速缓存替换策略的重新引用指示符
JP2009223759A (ja) 情報処理装置，メモリ制御方法およびメモリ制御装置
JP2016514882A5 (https=)
CN120631801B (zh) 数据预取方法、装置及处理器
JP2019164491A5 (https=)
US11556472B1 (en) Data processing system having masters that adapt to agents with differing retry behaviors
JP2020510255A (ja) キャッシュ・ミス・スレッド・バランシング
TW202139014A (zh) 具混和回寫及完全寫入資料快取
US11822479B2 (en) History-based selective cache line invalidation requests
JP2024535079A (ja) 命令を投機的に実行するための弱いキャッシュライン無効化要求
JP2024535300A (ja) スペアディレクトリエントリに特定のデータパターンのインジケーションを記憶する方法
KR101393454B1 (ko) 캐시 사용자 시작 프리-페치 요청들을 생성하기 위한 장치 및 방법