JP2019092020A5 - - Google Patents

Download PDF

Info

Publication number
JP2019092020A5
JP2019092020A5 JP2017218953A JP2017218953A JP2019092020A5 JP 2019092020 A5 JP2019092020 A5 JP 2019092020A5 JP 2017218953 A JP2017218953 A JP 2017218953A JP 2017218953 A JP2017218953 A JP 2017218953A JP 2019092020 A5 JP2019092020 A5 JP 2019092020A5
Authority
JP
Japan
Prior art keywords
tsv
routers
clusters
fault
virtual
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2017218953A
Other languages
English (en)
Japanese (ja)
Other versions
JP2019092020A (ja
JP7239099B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2017218953A priority Critical patent/JP7239099B2/ja
Priority claimed from JP2017218953A external-priority patent/JP7239099B2/ja
Publication of JP2019092020A publication Critical patent/JP2019092020A/ja
Publication of JP2019092020A5 publication Critical patent/JP2019092020A5/ja
Application granted granted Critical
Publication of JP7239099B2 publication Critical patent/JP7239099B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2017218953A 2017-11-14 2017-11-14 ３ｄネットワークオンチップのためのｔｓｖ誤り耐容ルータ装置 Active JP7239099B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2017218953A JP7239099B2 (ja) 2017-11-14 2017-11-14 ３ｄネットワークオンチップのためのｔｓｖ誤り耐容ルータ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2017218953A JP7239099B2 (ja) 2017-11-14 2017-11-14 ３ｄネットワークオンチップのためのｔｓｖ誤り耐容ルータ装置

Publications (3)

Publication Number Publication Date
JP2019092020A JP2019092020A (ja) 2019-06-13
JP2019092020A5 true JP2019092020A5 (https=) 2022-12-01
JP7239099B2 JP7239099B2 (ja) 2023-03-14

Family

ID=66836708

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017218953A Active JP7239099B2 (ja) 2017-11-14 2017-11-14 ３ｄネットワークオンチップのためのｔｓｖ誤り耐容ルータ装置

Country Status (1)

Country Link
JP (1) JP7239099B2 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7277682B2 (ja) * 2019-07-03 2023-05-19 公立大学法人会津大学 ３次元ネットワークオンチップによるスパイキングニューラルネットワーク

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101737264B1 (ko) * 2016-02-05 2017-05-17 연세대학교 산학협력단 3차원 집적회로

Similar Documents

Publication Publication Date Title
WO2015120539A8 (en) Method to route packets in a distributed direct interconnect network
US11652749B2 (en) High availability for hardware-based packet flow processing
JP2012533253A5 (https=)
Fu et al. A hybrid hierarchical control plane for flow-based large-scale software-defined networks
US9137119B2 (en) Efficient handling of multi-destination traffic in an internet protocol fabric data center
JP2016535904A5 (https=)
US9813302B2 (en) Data center networks
JP2016502287A5 (https=)
US20170155462A1 (en) OPTICAL COMMUNICATION SYSTEM WITH HARDWARE ROOT OF TRUST (HRoT) AND NETWORK FUNCTION VIRTUALIZATION (NFV)
WO2018125518A3 (en) Computer program product, system, and method to allow a host and a storage device to communicate using different fabric, transport, and direct memory access protocols
JP2015520995A5 (https=)
WO2015177789A8 (en) A method for establishing a secure private interconnection over a multipath network
JP2017533668A5 (https=)
WO2015068083A1 (en) Method and system for load balancing at a data network
KR20120100908A (ko) 복수의 동일 코스트 경로들 사이에서 선택하기 위한 방법 및 장치
US20150350057A1 (en) Switchless network topology system for parallel computation and method thereof
US20150312153A1 (en) Systems and methods for load-balancing in a data center
US20230155942A1 (en) Scaling host policy via distribution
US20220329528A1 (en) Scaling host policy via distribution
CN106063228B (zh) 保持路由信息的方法及网络设备控制器
JP2017502418A5 (https=)
JP2017045521A5 (https=)
JP2016010157A5 (https=)
JP2019092020A5 (https=)
Fujiwara et al. Swap-and-randomize: A method for building low-latency HPC interconnects