JP2018507526A - Display panel - Google Patents
Display panel Download PDFInfo
- Publication number
- JP2018507526A JP2018507526A JP2017559744A JP2017559744A JP2018507526A JP 2018507526 A JP2018507526 A JP 2018507526A JP 2017559744 A JP2017559744 A JP 2017559744A JP 2017559744 A JP2017559744 A JP 2017559744A JP 2018507526 A JP2018507526 A JP 2018507526A
- Authority
- JP
- Japan
- Prior art keywords
- subpixel
- pixel
- sub
- display panel
- present
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003086 colorant Substances 0.000 claims abstract description 4
- 238000000034 method Methods 0.000 description 17
- 239000002184 metal Substances 0.000 description 8
- 230000008021 deposition Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000007740 vapor deposition Methods 0.000 description 4
- 239000011368 organic material Substances 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/30—Devices specially adapted for multicolour light emission
- H10K59/35—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
- H10K59/353—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels characterised by the geometrical arrangement of the RGB subpixels
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
- G09F9/33—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements being semiconductor devices, e.g. diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/30—Devices specially adapted for multicolour light emission
- H10K59/35—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
- H10K59/351—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels comprising more than three subpixels, e.g. red-green-blue-white [RGBW]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/30—Devices specially adapted for multicolour light emission
- H10K59/35—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
- H10K59/352—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels the areas of the RGB subpixels being different
Abstract
ディスプレイパネルは、複数の四分型画素を含む。四分型画素は、W副画素と、色が互いに異なる第1の副画素、第2の副画素及び第3の副画素とを含み、第1の副画素は、第2の副画素に隣接し、第2の副画素の上に位置し、第1の副画素及び第2の副画素は、同じ幅を有し、第1の副画素及び第2の副画素の組み合わせと、第3の副画素と、W副画素とが、四分型画素を形成し、第1の副画素及び第2の副画素の画素面積は、第3の副画素及びW副画素の画素面積より小さい。ディスプレイパネルは、電力消費を低減し、耐用寿命を延長しつつ、画素密度を維持する。The display panel includes a plurality of quarter-type pixels. The quadrant pixel includes a W sub-pixel and a first sub-pixel, a second sub-pixel, and a third sub-pixel having different colors, and the first sub-pixel is adjacent to the second sub-pixel. And the first subpixel and the second subpixel are positioned on the second subpixel, have the same width, and a combination of the first subpixel and the second subpixel, The sub-pixel and the W sub-pixel form a quadrant pixel, and the pixel areas of the first sub-pixel and the second sub-pixel are smaller than the pixel areas of the third sub-pixel and the W sub-pixel. Display panels maintain pixel density while reducing power consumption and extending useful life.
Description
本発明は、ディスプレイ技術の分野に関し、特にディスプレイパネルに関する。 The present invention relates to the field of display technology, and more particularly to display panels.
有機発光ダイオード(Organic Light-Emitting Diode、OLED)は、有機エレクトロルミネッセンスディスプレイとも呼ばれる。OLEDディスプレイ技術は、自発光特性を有し、有機材料の極めて薄いコーティング及びガラス基板が仕様される。電流が通過するときに、これらの有機材料が光を発光する。さらに、OLEDディスプレイ画面は、大きい視野角を有し、電気エネルギーを節約することができる。 Organic light-emitting diodes (OLEDs) are also called organic electroluminescent displays. OLED display technology has self-luminous properties and is specified with extremely thin coatings of organic materials and glass substrates. These organic materials emit light when an electric current passes through them. Furthermore, the OLED display screen has a large viewing angle and can save electrical energy.
ディスプレイ技術が絶えず進展するにつれて、パネルの低電力消費が進展のトレンドである。白色光OLEDの電気エネルギーを光に変換する高い効率と、より長い耐用寿命との理由で、様々な会社が、電力消費を低減するために、図1に示す平行RGBW配置方式又は図2に示す2行2列RGBW方式のような方式を個別に提案している。高画素密度技術にとって、良好な機械的安定性を有する高精細メタルマスクを製造することは困難であり、高精細メタルマスクを製造する鍵は、画素及び副画素(subpixel)の配置方式である。しかし、前述の2つの画素配置方式では、4つの副画素が1つの画素を形成する。したがって、パネルの画素密度(Pixel Per Inch、PPI)が比較的低い。 As display technology continues to evolve, panel low power consumption is a trend of progress. Due to the high efficiency of converting the electrical energy of white light OLED to light and longer service life, various companies have shown the parallel RGBW arrangement scheme shown in FIG. 1 or FIG. 2 to reduce power consumption. A system such as the 2-row 2-column RGBW system has been proposed individually. For high pixel density technology, it is difficult to manufacture a high-definition metal mask having good mechanical stability, and the key to manufacturing a high-definition metal mask is the arrangement method of pixels and subpixels. However, in the two pixel arrangement methods described above, four subpixels form one pixel. Therefore, the pixel density (Pixel Per Inch, PPI) of the panel is relatively low.
図3に示すように、従来技術では、全体パネルの画素密度を増加させるために、R、G及びB副画素においてG副画素を配置するために比較的小さい面積が占有される。しかし、R、G及びB副画素が1つのパネルを形成する場合、画素密度は確保されるが、電力消費が比較的高く、耐用寿命が比較的短い。 As shown in FIG. 3, in the prior art, in order to increase the pixel density of the entire panel, a relatively small area is occupied for arranging the G subpixels in the R, G, and B subpixels. However, when the R, G, and B subpixels form one panel, the pixel density is ensured, but the power consumption is relatively high and the useful life is relatively short.
したがって、ディスプレイパネルの低電力消費を維持しつつ、PPIを維持することは、解決されるべき比較的困難な問題である。 Therefore, maintaining PPI while maintaining low power consumption of the display panel is a relatively difficult problem to be solved.
本発明の実施例は、ディスプレイパネルを提供し、これは、電力消費を低減しつつ、画素密度を維持する。 Embodiments of the present invention provide a display panel, which maintains pixel density while reducing power consumption.
本発明の実施例の第1の態様は、複数の四分型画素であり、四分型画素は、W副画素と、色が互いに異なる第1の副画素、第2の副画素及び第3の副画素とを含む複数の四分型画素を含み、第1の副画素は、第2の副画素に隣接し、第2の副画素の上に位置し、第1の副画素及び第2の副画素は、同じ幅を有し、第1の副画素及び第2の副画素の組み合わせと、第3の副画素と、W副画素とが、四分型画素を形成し、第1の副画素及び第2の副画素の画素面積は、第3の副画素及びW副画素の画素面積より小さいディスプレイパネルを提供する。 The first aspect of the embodiment of the present invention is a plurality of quarter-type pixels, and the quadrant-type pixels are different from the W sub-pixel, the first sub-pixel, the second sub-pixel, and the third sub-pixel having different colors. The first subpixel is adjacent to the second subpixel and is located on the second subpixel, and includes the first subpixel and the second subpixel. The subpixels have the same width, and the combination of the first subpixel and the second subpixel, the third subpixel, and the W subpixel form a quadrant pixel, A display panel in which the pixel area of the sub-pixel and the second sub-pixel is smaller than the pixel area of the third sub-pixel and the W sub-pixel is provided.
本発明の実施例の第1の態様を参照して、本発明の実施例の第1の態様の第1の実現では、第1の副画素及び第2の副画素の組み合わせは、第3の副画素に隣接し、第1の副画素及び第2の副画素の組み合わせは、第3の副画素と同じ長さを有し、W副画素は、第1の副画素、第2の副画素及び第3の副画素により形成される全体構造の上側、下側、左側又は右側に配置される。 Referring to the first aspect of the embodiment of the present invention, in the first realization of the first aspect of the embodiment of the present invention, the combination of the first subpixel and the second subpixel is the third The combination of the first subpixel and the second subpixel is adjacent to the subpixel and has the same length as the third subpixel, and the W subpixel includes the first subpixel and the second subpixel. And on the upper side, lower side, left side or right side of the overall structure formed by the third sub-pixel.
本発明の実施例の第1の態様を参照して、本発明の実施例の第1の態様の第2の実現では、第1の副画素及び第2の副画素の組み合わせは、W副画素に隣接し、第1の副画素及び第2の副画素の組み合わせは、W副画素と同じ長さを有し、第3の副画素は、第1の副画素、第2の副画素及びW副画素により形成される全体構造の上側、下側、左側又は右側に配置される。 Referring to the first aspect of the embodiment of the present invention, in the second implementation of the first aspect of the embodiment of the present invention, the combination of the first subpixel and the second subpixel is a W subpixel. And the combination of the first subpixel and the second subpixel has the same length as the W subpixel, and the third subpixel includes the first subpixel, the second subpixel, and the W subpixel. It is arranged on the upper side, lower side, left side or right side of the overall structure formed by the sub-pixels.
本発明の実施例の第1の態様を参照して、本発明の実施例の第1の態様の第3の実現では、第3の副画素及びW副画素は、横向きに配置され、第3の副画素及びW副画素は、長辺上で隣接し、第1の副画素及び第2の副画素の組み合わせは、第3の副画素及びW副画素の組み合わせの全体構造の上側、下側、左側又は右側に配置される。 Referring to the first aspect of the embodiment of the present invention, in the third realization of the first aspect of the embodiment of the present invention, the third sub-pixel and the W sub-pixel are arranged horizontally, The sub-pixel and the W sub-pixel are adjacent on the long side, and the combination of the first sub-pixel and the second sub-pixel is the upper side and the lower side of the overall structure of the combination of the third sub-pixel and the W sub-pixel. Arranged on the left or right side.
本発明の実施例の第1の態様〜第1の態様の第3の実現を参照して、本発明の実施例の第1の態様の第4の実現では、第3の副画素はB副画素であり、第1の副画素及び第2の副画素は、個別にR副画素又はG副画素の1つである。 With reference to the first implementation of the embodiment of the present invention to the third implementation of the first embodiment, in the fourth implementation of the first implementation of the embodiment of the present invention, the third subpixel is the B sub It is a pixel, and the first subpixel and the second subpixel are individually one of the R subpixel and the G subpixel.
本発明の実施例の第1の態様の第4の実現を参照して、本発明の実施例の第1の態様の第5の実現では、第1の副画素はR副画素であり、第2の副画素はG副画素であり、R副画素の画素面積はG副画素の画素面積より大きい。 Referring to the fourth realization of the first aspect of the embodiment of the present invention, in the fifth realization of the first aspect of the embodiment of the present invention, the first subpixel is an R subpixel, The second subpixel is a G subpixel, and the pixel area of the R subpixel is larger than the pixel area of the G subpixel.
本発明の実施例の第1の態様の第4の実現を参照して、本発明の実施例の第1の態様の第6の実現では、第1の副画素はG副画素であり、第2の副画素はR副画素であり、R副画素の画素面積はG副画素の画素面積より大きい。 With reference to the fourth implementation of the first aspect of the embodiment of the present invention, in the sixth implementation of the first aspect of the embodiment of the present invention, the first subpixel is a G subpixel, The second subpixel is an R subpixel, and the pixel area of the R subpixel is larger than the pixel area of the G subpixel.
本発明の実施例の第1の態様の第4の実現〜第1の態様の第6の実現を参照して、本発明の実施例の第1の態様の第7の実現では、四分型画素内のR副画素、G副画素、B副画素及びW副画素は、共有陰極電源又は共有陽極電源を使用する。 With reference to the fourth implementation of the first aspect of the embodiment of the present invention to the sixth implementation of the first aspect, in the seventh implementation of the first aspect of the embodiment of the present invention, The R subpixel, G subpixel, B subpixel, and W subpixel in the pixel use a shared cathode power supply or a shared anode power supply.
本発明の実施例の第1の態様の第4の実現〜第1の態様の第6の実現を参照して、本発明の実施例の第1の態様の第8の実現では、四分型画素内で、R副画素、G副画素及びB副画素は、共有陰極電源又は共有陽極電源を使用し、W副画素は他の陰極電源又は陽極電源を使用する。 With reference to the fourth implementation of the first aspect of the embodiment of the present invention to the sixth implementation of the first aspect, in the eighth implementation of the first aspect of the embodiment of the present invention, Within the pixel, the R subpixel, the G subpixel, and the B subpixel use a common cathode power source or a common anode power source, and the W subpixel uses another cathode power source or an anode power source.
本発明の実施例の第1の態様〜第1の態様の第8の実現を参照して、本発明の実施例の第1の態様の第9の実現では、複数の四分型画素内の全ての四分型画素は、同じ構造を有する。 With reference to the first implementation of the embodiment of the present invention to the eighth implementation of the first embodiment, in the ninth implementation of the first implementation of the embodiment of the present invention, All quadrant pixels have the same structure.
前述の技術的解決策から、本発明の実施例は、以下の利点を有することが習得され得る。 From the foregoing technical solution, it can be learned that embodiments of the present invention have the following advantages.
本発明の実施例において、第1の副画素及び第2の副画素は、同じ幅を有し、第1の副画素及び第2の副画素の画素面積は、第3の副画素及びW副画素の画素面積より小さい。第1の副画素及び第2の副画素の画素面積が減少するため、全体ディスプレイパネルの画素密度PPIが増加する。さらに、白色副画素がパネルに追加されるため、電力消費が低減され、耐用寿命が延長する。 In the embodiment of the present invention, the first subpixel and the second subpixel have the same width, and the pixel areas of the first subpixel and the second subpixel are the third subpixel and the W subpixel. It is smaller than the pixel area of the pixel. Since the pixel areas of the first subpixel and the second subpixel decrease, the pixel density PPI of the entire display panel increases. Furthermore, since white sub-pixels are added to the panel, power consumption is reduced and service life is extended.
本発明の実施例は、ディスプレイパネルを提供し、これは、電力消費を低減し、耐用寿命を延長しつつ、画素密度を維持する。 Embodiments of the invention provide a display panel that maintains pixel density while reducing power consumption and extending useful life.
本発明における技術的解決策を当業者により良く理解させるために、以下に、本発明の実施例における添付図面を参照して本発明の実施例における技術的解決策を明確且つ完全に説明する。明らかに、説明する実施例は、本発明の実施例の全てではなく、単なる一部である。創造的取り組みなしに本発明の実施例に基づいて当業者により得られる全ての他の実施例は、本発明の保護範囲内に入るものとする。 In order that those skilled in the art may better understand the technical solutions in the present invention, the technical solutions in the embodiments of the present invention will be described below clearly and completely with reference to the accompanying drawings in the embodiments of the present invention. Apparently, the described embodiments are merely a part rather than all of the embodiments of the present invention. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments of the present invention without creative efforts shall fall within the protection scope of the present invention.
本発明の明細書、特許請求の範囲及び添付図面において、「第1」、「第2」等の用語(存在する場合)は、同様の対象物の間を区別することを意図するものであり、必ずしも特定の序列又は順序を示すとは限らない。このように呼ばれるデータは、適切な状況で交換可能であり、これにより、ここに記載の本発明の実施例は、ここに図示又は記載の序列以外の序列で実現されることができることが理解されるべきである。さらに、「含む」、「包含する」及び他の変形の用語は、非排他的な包含をカバーすることを意味し、例えば、ステップ又はユニットのリストを含む処理、方法、システム、プロダクト又はデバイスが必ずしもこれらのユニットに限定されず、このような処理、方法、システム、プロダクト又はデバイスに明示的に記載されていないか或いは固有である他のユニットを含んでもよい。 In the specification, claims and accompanying drawings of the present invention, terms such as “first” and “second” (if any) are intended to distinguish between similar objects. It does not necessarily indicate a specific order or order. It is understood that the data referred to in this way can be exchanged in appropriate circumstances, so that the embodiments of the invention described herein can be implemented in an order other than that shown or described herein. Should be. In addition, the terms “include”, “include” and other variants are meant to cover non-exclusive inclusions, eg, a process, method, system, product or device that includes a list of steps or units. It is not necessarily limited to these units, and may include other units that are not explicitly described or unique to such processes, methods, systems, products or devices.
本発明の実施例におけるディスプレイパネルの実施例は、以下の内容を含む。 The embodiment of the display panel in the embodiment of the present invention includes the following contents.
ディスプレイパネルは、複数の四分型画素を含む。四分型画素は、W副画素(白色副画素)と、色が互いに異なる第1の副画素、第2の副画素及び第3の副画素とを含む。 The display panel includes a plurality of quarter-type pixels. The quarter-type pixel includes a W sub-pixel (white sub-pixel) and a first sub-pixel, a second sub-pixel, and a third sub-pixel having different colors.
第1の副画素は、第2の副画素に隣接し、第2の副画素の上に位置し、第1の副画素及び第2の副画素は、同じ幅を有し、第1の副画素及び第2の副画素の組み合わせと、第3の副画素と、W副画素とが、四分型画素を形成し、第1の副画素及び第2の副画素の画素面積は、第3の副画素及びW副画素の画素面積より小さい。 The first subpixel is adjacent to the second subpixel and is located on the second subpixel, and the first subpixel and the second subpixel have the same width, and the first subpixel has the same width. The combination of the pixel and the second sub-pixel, the third sub-pixel, and the W sub-pixel form a quadrant pixel, and the pixel area of the first sub-pixel and the second sub-pixel is third. Smaller than the pixel area of the sub-pixel and the W sub-pixel.
図4に示すように、本発明のこの実施例では、四分型画素について、1つの四分型画素内に第1の副画素、第2の副画素、第3の副画素及びW副画素が存在する。各副画素は、四辺形であり、各副画素は、個別の有機発光成分を有する。有機発光成分は、高精細メタルマスク(Fine Metal Mask、FMM)を使用することにより、且つ蒸着膜形成技術を使用することにより、array(アレイ)基板上の対応する画素位置内に形成される。 As shown in FIG. 4, in this embodiment of the present invention, the first subpixel, the second subpixel, the third subpixel, and the W subpixel in one quadrant pixel in the quadrant pixel. Exists. Each subpixel is a quadrilateral, and each subpixel has a separate organic light emitting component. The organic light emitting component is formed in a corresponding pixel position on the array substrate by using a high-definition metal mask (FMM) and by using a vapor deposition film forming technique.
マスク(Mask)の開口面積は規格の下限値を有するため、製造過程における許容誤差(tolerance)により影響されることを回避するために、ギャップ(gap)が隣接する画素の開口の間に提供される必要がある。本発明のこの実施例では、隣接する副画素は、配置位置における互いに近い副画素である。確保されるギャップはほとんど変化しないため、副画素の画素面積が他の副画素の画素面積より大きい場合、その副画素の発光面積も他の副画素の発光面積より大きい。したがって、第1の副画素及び第2の副画素の発光面積が第3の副画素及びW副画素の発光面積より小さいことが習得され得る。 Since the opening area of the mask has a lower limit of the standard, a gap is provided between the openings of adjacent pixels to avoid being affected by tolerance in the manufacturing process. It is necessary to In this embodiment of the present invention, adjacent subpixels are subpixels close to each other at the arrangement position. Since the secured gap hardly changes, when the pixel area of the sub-pixel is larger than the pixel area of the other sub-pixel, the light-emitting area of the sub-pixel is also larger than the light-emitting area of the other sub-pixel. Therefore, it can be learned that the light emission areas of the first subpixel and the second subpixel are smaller than the light emission areas of the third subpixel and the W subpixel.
本発明のこの実施例では、副画素の配置方式は、スリット(slit)、スロット(slot)、PenTile又はIGNISのような配置方式を使用してもよい。図4A及び図4Bは、それぞれslit式蒸着mask及びslot式蒸着maskに対応している。図4A及び図4Bにおいて、101及び103は、マスクカバー領域であり、蒸着領域開口102及び104は、それぞれスリット(slit)開口及びスロット(slot)開口である。図4Aは、slit式蒸着maskを示す。slit式蒸着maskに対応するメタルマスクのサイズは、副画素のサイズに対応している。メタルマスクの開口方式の主な特徴は以下の通りである。ディスプレイ本体内の同じ列内の全ての副画素は、開口を共有する。メタルマスク開口は比較的長い。ディスプレイ画面のサイズが増加すると、メタルマスクの開口長さが相応に増加する必要がある。隣接する開口の間の非開口部は、メタルストライプ(stripe)を形成する。
In this embodiment of the present invention, the arrangement method of the sub-pixel may be an arrangement method such as slit, slot, PenTile or IGNIS. 4A and 4B correspond to a slit type deposition mask and a slot type deposition mask, respectively. 4A and 4B,
任意選択で、第1の副画素及び第2の副画素の組み合わせは、第3の副画素に隣接し、第1の副画素及び第2の副画素の組み合わせは、第3の副画素と同じ長さを有し、W副画素は、第1の副画素、第2の副画素及び第3の副画素により形成される全体構造の上側、下側、左側又は右側に配置される。 Optionally, the combination of the first subpixel and the second subpixel is adjacent to the third subpixel, and the combination of the first subpixel and the second subpixel is the same as the third subpixel. The W subpixel has a length, and is disposed on the upper side, the lower side, the left side, or the right side of the entire structure formed by the first subpixel, the second subpixel, and the third subpixel.
任意選択で、第1の副画素及び第2の副画素の組み合わせは、W副画素に隣接してもよく、第1の副画素及び第2の副画素の組み合わせは、W副画素と同じ長さを有し、第3の副画素は、第1の副画素、第2の副画素及びW副画素により形成される全体構造の上側、下側、左側又は右側に配置される。 Optionally, the combination of the first subpixel and the second subpixel may be adjacent to the W subpixel, and the combination of the first subpixel and the second subpixel is the same length as the W subpixel. The third subpixel is arranged on the upper side, lower side, left side, or right side of the entire structure formed by the first subpixel, the second subpixel, and the W subpixel.
任意選択で、第3の副画素及びW副画素は、横向きに配置され、第3の副画素及びW副画素は、長辺上で隣接し、第1の副画素及び第2の副画素の組み合わせは、第3の副画素及びW副画素の組み合わせの全体構造の上側、下側、左側又は右側に配置される。 Optionally, the third sub-pixel and the W sub-pixel are arranged horizontally, the third sub-pixel and the W sub-pixel are adjacent on the long side, and the first sub-pixel and the second sub-pixel are The combination is arranged on the upper side, the lower side, the left side, or the right side of the overall structure of the combination of the third subpixel and the W subpixel.
第1の副画素、第2の副画素及び第3の副画素は、個別にG副画素(緑色副画素)、B副画素(青色副画素)又はR副画素(赤色副画素)の1つでもよい。 The first subpixel, the second subpixel, and the third subpixel are individually one of the G subpixel (green subpixel), the B subpixel (blue subpixel), or the R subpixel (red subpixel). But you can.
好ましくは、第3の副画素は、B副画素でもよく、第1の副画素及び第2の副画素は、個別にR副画素又はG副画素の1つでもよい。 Preferably, the third subpixel may be a B subpixel, and the first subpixel and the second subpixel may individually be one of an R subpixel or a G subpixel.
R、G及びB副画素の発光効率及び耐用寿命の順序に関して、B副画素はR副画素よりずっと小さく、R副画素はG副画素より小さいため、耐用寿命を延長するために、好ましくは、B副画素は最大の画素面積を有し、R副画素は2番目に大きい画素面積を有し、G副画素は最小の画素面積を有する。1つの場合において、第1の副画素及び第2の副画素は、個別にG副画素又はR副画素の1つであり、第3の副画素は、B副画素であり、R副画素の画素面積は、G副画素の画素面積より大きく、W副画素は、G副画素、B副画素及びR副画素により形成される全体構造の上側、下側、左側又は右側に配置される。 Regarding the order of luminous efficiency and service life of the R, G and B subpixels, the B subpixel is much smaller than the R subpixel, and the R subpixel is smaller than the G subpixel. The B subpixel has the largest pixel area, the R subpixel has the second largest pixel area, and the G subpixel has the smallest pixel area. In one case, the first subpixel and the second subpixel are individually one of the G subpixel and the R subpixel, the third subpixel is the B subpixel, and the R subpixel The pixel area is larger than the pixel area of the G subpixel, and the W subpixel is disposed on the upper side, the lower side, the left side, or the right side of the entire structure formed by the G subpixel, the B subpixel, and the R subpixel.
例えば、図5、図6、図7及び図8に示すように、第1の副画素は、R副画素であり、第2の副画素は、G副画素であり、第3の副画素は、B副画素であり、W副画素は、R副画素、G副画素及びB副画素により形成される全体構造の上側、下側、左側又は右側に配置される。 For example, as shown in FIGS. 5, 6, 7, and 8, the first subpixel is an R subpixel, the second subpixel is a G subpixel, and the third subpixel is , B subpixels, and W subpixels are arranged on the upper side, lower side, left side, or right side of the overall structure formed by the R subpixel, the G subpixel, and the B subpixel.
本発明のいくつかの実施例では、第1の副画素がR副画素であり、第2の副画素がG副画素であり、第3の副画素がB副画素である場合、R副画素及びG副画素の組み合わせは、W副画素に更に隣接してもよく、R副画素及びG副画素の組み合わせと、W副画素とは同じ長さを有し、R副画素の画素面積は、G副画素の画素面積より大きく、B副画素は、R副画素、G副画素及びW副画素により形成される全体構造の上側、下側、左側又は右側に配置される。図9に示すように、B副画素は、R副画素、G副画素及びW副画素により形成される全体構造の下側に配置される。これは、ここでは限定されない。 In some embodiments of the present invention, when the first subpixel is an R subpixel, the second subpixel is a G subpixel, and the third subpixel is a B subpixel, the R subpixel And the combination of the G subpixel may be further adjacent to the W subpixel, the combination of the R subpixel and the G subpixel, and the W subpixel have the same length, and the pixel area of the R subpixel is The B subpixel is arranged on the upper side, the lower side, the left side, or the right side of the entire structure formed by the R subpixel, the G subpixel, and the W subpixel. As shown in FIG. 9, the B subpixel is disposed below the entire structure formed by the R subpixel, the G subpixel, and the W subpixel. This is not limited here.
本発明のいくつかの実施例では、第1の副画素がR副画素であり、第2の副画素がG副画素であり、第3の副画素がB副画素である場合、B副画素及びW副画素は、長辺上で隣接し、R副画素及びG副画素の組み合わせは、B副画素及びW副画素の組み合わせの全体構造の上側、下側、左側又は右側に配置される。図10に示すように、R副画素及びG副画素の組み合わせの構造は、B副画素及びW副画素の組み合わせの構造の左側に配置される。これは、ここでは限定されない。 In some embodiments of the present invention, if the first subpixel is an R subpixel, the second subpixel is a G subpixel, and the third subpixel is a B subpixel, the B subpixel And the W subpixels are adjacent on the long side, and the combination of the R subpixel and the G subpixel is arranged on the upper side, the lower side, the left side, or the right side of the overall structure of the combination of the B subpixel and the W subpixel. As shown in FIG. 10, the structure of the combination of the R subpixel and the G subpixel is arranged on the left side of the structure of the combination of the B subpixel and the W subpixel. This is not limited here.
第1の副画素及び第2の副画素は、個別にG副画素又はB副画素の1つでもよく、第3の副画素は、R副画素であり、W副画素は、第1の副画素、第2の副画素及び第3の副画素により形成される全体構造の上側、下側、左側又は右側に配置されることが理解され得る。例えば、第1の副画素は、B副画素であり、第2の副画素は、G副画素であり、第3の副画素は、R副画素であり、白色副画素は、G副画素、B副画素及びR副画素により形成される全体構造の下側に配置される。 The first subpixel and the second subpixel may be individually one of the G subpixel and the B subpixel, the third subpixel is the R subpixel, and the W subpixel is the first subpixel. It can be seen that it is arranged on the upper, lower, left or right side of the overall structure formed by the pixel, the second subpixel and the third subpixel. For example, the first subpixel is a B subpixel, the second subpixel is a G subpixel, the third subpixel is an R subpixel, the white subpixel is a G subpixel, Arranged below the entire structure formed by the B subpixel and the R subpixel.
第1の副画素及び第2の副画素は、個別にR副画素又はB副画素の1つでもよく、第3の副画素は、G副画素であり、W副画素は、第1の副画素、第2の副画素及び第3の副画素により形成される全体構造の上側、下側、左側又は右側に配置される。例えば、第1の副画素は、B副画素であり、第2の副画素は、R副画素であり、第3の副画素は、G副画素であり、白色副画素は、G副画素、B副画素及びR副画素により形成される全体構造の上側に配置される。 The first subpixel and the second subpixel may individually be one of the R subpixel or the B subpixel, the third subpixel is the G subpixel, and the W subpixel is the first subpixel. It is arranged on the upper side, lower side, left side or right side of the overall structure formed by the pixel, the second sub-pixel and the third sub-pixel. For example, the first subpixel is a B subpixel, the second subpixel is an R subpixel, the third subpixel is a G subpixel, the white subpixel is a G subpixel, Arranged above the entire structure formed by the B subpixel and the R subpixel.
本発明のこの実施例では、第1の副画素、第2の副画素及び第3の副画素は、R副画素、G副画素及びB副画素以外のカラー副画素でもよく、例えば、yellow副画素(黄色副画素)、cyan副画素(シアン副画素)及びpurple副画素(紫色副画素)でもよい。これは、ここでは限定されない。 In this embodiment of the present invention, the first subpixel, the second subpixel, and the third subpixel may be color subpixels other than the R subpixel, the G subpixel, and the B subpixel, for example, the yellow subpixel. It may be a pixel (yellow subpixel), a cyan subpixel (cyan subpixel), and a purple subpixel (purple subpixel). This is not limited here.
本発明のこの実施例では、複数の四分型画素により形成されたOLEDパネルのような全体ディスプレイパネルは、複数の配置方式を有する。例えば、全体ディスプレイパネル内の複数の四分型画素の全てが同じ構造を有する。図11、図12及び図13に示すように、複数の四分型画素内の全ての白色副画素は、上向き、下向き又は右向きのように同じ方向に向かって配置される。実際の用途では、全体ディスプレイパネル内の複数の四分型画素の全ては異なってもよく、前述の実施例に記載の複数の四分型画素配置方式の組み合わせを使用してもよい。例えば、図14に示すように、白色副画素が左側にある2つの四分型画素と、白色副画素が右側にある2つの四分型画素とが配置され、全体ディスプレイパネルを形成するように組み合わされる。実際の製造過程では、副画素の発光面積は副画素の面積より小さいため、すなわち、実際のディスプレイパネルの蒸着領域は、副画素領域の一部のみを占有する。図15に示すように、図15は、図11に対応する副画素マスクの配置方式の概略図である。 In this embodiment of the present invention, an entire display panel, such as an OLED panel formed by a plurality of quarter-type pixels, has a plurality of arrangement schemes. For example, all of the plurality of quarter-type pixels in the entire display panel have the same structure. As shown in FIGS. 11, 12, and 13, all the white subpixels in the plurality of quadrant pixels are arranged in the same direction such as upward, downward, or rightward. In actual applications, all of the plurality of quarter-type pixels in the overall display panel may be different, and a combination of the plurality of quarter-type pixel arrangement schemes described in the previous embodiments may be used. For example, as shown in FIG. 14, two quadrant pixels with white subpixels on the left side and two quadrant pixels with white subpixels on the right side are arranged to form the entire display panel. Combined. In the actual manufacturing process, the light emission area of the sub-pixel is smaller than the area of the sub-pixel, that is, the actual deposition area of the display panel occupies only a part of the sub-pixel area. As shown in FIG. 15, FIG. 15 is a schematic diagram of a sub-pixel mask arrangement method corresponding to FIG.
図11〜図14に示すディスプレイパネルは、四分型画素の構造が以下のような場合の単なる実施例である点に留意すべきである。第1の副画素及び第2の副画素は、個別にG副画素又はR副画素の1つであり、第3の副画素は、B副画素であり、R副画素の画素面積は、G副画素の画素面積より大きく、W副画素は、G副画素、B副画素及びR副画素により形成される全体構造の下側に配置される。これはまた、四分型画素が前述とは他の構造である場合にも適用可能であることが理解され得る。例えば、異なる構造の複数の四分型画素は、本発明のこの実施例におけるディスプレイパネルを形成するように様々な方式で配置される。これは、ここでは限定されない。 It should be noted that the display panels shown in FIGS. 11 to 14 are merely examples when the structure of the quarter-type pixel is as follows. The first subpixel and the second subpixel are individually one of the G subpixel and the R subpixel, the third subpixel is the B subpixel, and the pixel area of the R subpixel is G The W subpixel is larger than the pixel area of the subpixel, and the W subpixel is disposed below the entire structure formed by the G subpixel, the B subpixel, and the R subpixel. It can also be understood that this is also applicable when the quadrant pixel has a different structure than that described above. For example, a plurality of quadrant pixels with different structures may be arranged in various ways to form a display panel in this embodiment of the invention. This is not limited here.
本発明のこの実施例におけるディスプレイパネルでは、第1の副画素、第2の副画素、第3の副画素及びW副画素は、陰極又は陽極電源を共有してもよい。例えば、図16に示すように、第1の副画素、第2の副画素及び第3の副画素がそれぞれR副画素、G副画素及びB副画素である場合、R副画素、G副画素、B副画素及びW副画素は、陽極電源を共有する。この図面において、Vanodeは陽極電圧であり、Vcathodeは陰極電圧である。陽極電源は、図面に示す電源回路を使用してもよく、他の陽極電源回路を使用してもよい。これは、ここでは限定されない。 In the display panel in this embodiment of the invention, the first subpixel, the second subpixel, the third subpixel, and the W subpixel may share a cathode or anode power source. For example, as shown in FIG. 16, when the first subpixel, the second subpixel, and the third subpixel are an R subpixel, a G subpixel, and a B subpixel, respectively, The B subpixel and the W subpixel share an anode power source. In this drawing, V anode is the anode voltage and V cathode is the cathode voltage. As the anode power supply, the power supply circuit shown in the drawing may be used, or another anode power supply circuit may be used. This is not limited here.
白色副画素は、他の色の副画素より小さい電力を消費するため、同じ量の電力が白色副画素及び他の副画素に適用された場合、電力消費が増加する。したがって、好ましくは、本発明のこの実施例では、電力消費を低減するために、第1の副画素、第2の副画素及び第3の副画素は、陰極又は陽極電源を共有し、W副画素は、別の陰極又は陽極電源を使用する。例えば、図17に示すように、第1の副画素、第2の副画素及び第3の副画素がそれぞれR副画素、G副画素及びB副画素である場合、R副画素、G副画素及びB副画素は、陽極電源を共有し、W副画素は、個別の陽極電源を使用する。この図面において、Vanodeは陽極電圧であり、Vcathodeは陰極電圧である。陽極電源は、図面に示す電源回路を使用してもよく、他の陽極電源回路を使用してもよい。これは、ここでは限定されない。 Since the white subpixel consumes less power than the other color subpixels, power consumption increases when the same amount of power is applied to the white and other subpixels. Thus, preferably, in this embodiment of the invention, the first sub-pixel, the second sub-pixel and the third sub-pixel share a cathode or anode power source and a W sub-pixel to reduce power consumption. The pixel uses a separate cathode or anode power source. For example, as shown in FIG. 17, when the first subpixel, the second subpixel, and the third subpixel are an R subpixel, a G subpixel, and a B subpixel, respectively, And the B sub-pixel share an anode power source, and the W sub-pixel uses a separate anode power source. In this drawing, V anode is the anode voltage and V cathode is the cathode voltage. As the anode power supply, the power supply circuit shown in the drawing may be used, or another anode power supply circuit may be used. This is not limited here.
前述の実施例は、単に本発明の技術的解決策を説明するためのものであり、本発明を限定するためのものであることを意図しない。本発明について前述の実施例を参照して詳細に説明したが、当業者は、本発明の実施例の技術的解決策の精神及び範囲を逸脱することなく、依然として前述の実施例に記載の技術的解決策に変更を行ってもよく、或いはそのいくつかの技術的特徴に等価置換を行ってもよいことを理解するべきである。 The foregoing embodiments are merely illustrative for the technical solutions of the present invention and are not intended to limit the present invention. Although the present invention has been described in detail with reference to the foregoing embodiments, those skilled in the art will still be able to use the techniques described in the foregoing embodiments without departing from the spirit and scope of the technical solutions of the embodiments of the present invention. It should be understood that changes may be made to the technical solution, or equivalent substitutions may be made to some technical features thereof.
Claims (10)
前記第1の副画素は、前記第2の副画素に隣接し、前記第2の副画素の上に位置し、前記第1の副画素及び前記第2の副画素は、同じ幅を有し、前記第1の副画素及び前記第2の副画素の組み合わせと、前記第3の副画素と、前記W副画素とが、前記四分型画素を形成し、前記第1の副画素及び前記第2の副画素の画素面積は、前記第3の副画素及び前記W副画素の画素面積より小さいディスプレイパネル。 A plurality of quadrant pixels, wherein the quadrant pixel includes a W subpixel and a plurality of quadrants including a first subpixel, a second subpixel, and a third subpixel having different colors. Including pixels,
The first sub-pixel is adjacent to the second sub-pixel and is positioned on the second sub-pixel, and the first sub-pixel and the second sub-pixel have the same width. , The combination of the first subpixel and the second subpixel, the third subpixel, and the W subpixel form the quadrant pixel, and the first subpixel and the The display panel having a pixel area of the second subpixel smaller than that of the third subpixel and the W subpixel.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2015/072634 WO2016127308A1 (en) | 2015-02-10 | 2015-02-10 | Display panel |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2018507526A true JP2018507526A (en) | 2018-03-15 |
JP6549733B2 JP6549733B2 (en) | 2019-07-24 |
Family
ID=56615263
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2017559744A Active JP6549733B2 (en) | 2015-02-10 | 2015-02-10 | Display panel |
Country Status (4)
Country | Link |
---|---|
JP (1) | JP6549733B2 (en) |
KR (1) | KR20170108163A (en) |
CN (1) | CN106170864B (en) |
WO (1) | WO2016127308A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020049738A1 (en) * | 2018-09-07 | 2020-03-12 | シャープ株式会社 | Display device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102039992B1 (en) * | 2018-02-28 | 2019-11-04 | 광주과학기술원 | Light emitting diode chip and manufacturing method thereof |
CN111009195A (en) * | 2019-12-23 | 2020-04-14 | Oppo广东移动通信有限公司 | Display structure, display screen assembly and electronic equipment |
CN113096601B (en) * | 2021-04-07 | 2022-08-16 | 京东方科技集团股份有限公司 | Pixel driving circuit and display panel |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004078218A (en) * | 2002-08-14 | 2004-03-11 | Samsung Electronics Co Ltd | Liquid crystal display device |
US20040201558A1 (en) * | 2003-04-11 | 2004-10-14 | Eastman Kodak Company | Color OLED display with improved power efficiency |
JP2005129504A (en) * | 2003-09-30 | 2005-05-19 | Sanyo Electric Co Ltd | Luminescent display device |
JP2005129505A (en) * | 2003-09-30 | 2005-05-19 | Sanyo Electric Co Ltd | Luminescent display device and its pixel layout formation method |
JP2008532245A (en) * | 2005-03-01 | 2008-08-14 | イーストマン コダック カンパニー | OLED display with improved active matrix circuitry |
JP2012083794A (en) * | 2002-05-04 | 2012-04-26 | Samsung Electronics Co Ltd | Four-color driven liquid crystal display device, and display board used therefor |
JP2012209504A (en) * | 2011-03-30 | 2012-10-25 | Nec Lighting Ltd | Organic el lighting system |
JP2013137547A (en) * | 2013-01-17 | 2013-07-11 | Nlt Technologies Ltd | Image display device, image display method used for the image display device, and liquid crystal display device |
JP2013200571A (en) * | 2013-05-13 | 2013-10-03 | Japan Display Inc | Liquid crystal display device and transflective liquid crystal display device |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7030553B2 (en) * | 2003-08-19 | 2006-04-18 | Eastman Kodak Company | OLED device having microcavity gamut subpixels and a within gamut subpixel |
US20090073099A1 (en) * | 2007-09-14 | 2009-03-19 | Tpo Displays Corp. | Display comprising a plurality of pixels and a device comprising such a display |
KR20110129531A (en) * | 2010-05-26 | 2011-12-02 | 삼성모바일디스플레이주식회사 | Pixel array for organic light emitting display device |
US9190456B2 (en) * | 2012-04-25 | 2015-11-17 | Ignis Innovation Inc. | High resolution display panel with emissive organic layers emitting light of different colors |
CN202855738U (en) * | 2012-09-29 | 2013-04-03 | Tcl集团股份有限公司 | Pixel structure, display panel and display |
TWI522992B (en) * | 2013-10-30 | 2016-02-21 | 友達光電股份有限公司 | Pixel array structure of color display panel |
-
2015
- 2015-02-10 WO PCT/CN2015/072634 patent/WO2016127308A1/en active Application Filing
- 2015-02-10 KR KR1020177025002A patent/KR20170108163A/en not_active Application Discontinuation
- 2015-02-10 JP JP2017559744A patent/JP6549733B2/en active Active
- 2015-02-10 CN CN201580002211.1A patent/CN106170864B/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012083794A (en) * | 2002-05-04 | 2012-04-26 | Samsung Electronics Co Ltd | Four-color driven liquid crystal display device, and display board used therefor |
JP2004078218A (en) * | 2002-08-14 | 2004-03-11 | Samsung Electronics Co Ltd | Liquid crystal display device |
US20040201558A1 (en) * | 2003-04-11 | 2004-10-14 | Eastman Kodak Company | Color OLED display with improved power efficiency |
JP2005129504A (en) * | 2003-09-30 | 2005-05-19 | Sanyo Electric Co Ltd | Luminescent display device |
JP2005129505A (en) * | 2003-09-30 | 2005-05-19 | Sanyo Electric Co Ltd | Luminescent display device and its pixel layout formation method |
JP2008532245A (en) * | 2005-03-01 | 2008-08-14 | イーストマン コダック カンパニー | OLED display with improved active matrix circuitry |
JP2012209504A (en) * | 2011-03-30 | 2012-10-25 | Nec Lighting Ltd | Organic el lighting system |
JP2013137547A (en) * | 2013-01-17 | 2013-07-11 | Nlt Technologies Ltd | Image display device, image display method used for the image display device, and liquid crystal display device |
JP2013200571A (en) * | 2013-05-13 | 2013-10-03 | Japan Display Inc | Liquid crystal display device and transflective liquid crystal display device |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020049738A1 (en) * | 2018-09-07 | 2020-03-12 | シャープ株式会社 | Display device |
Also Published As
Publication number | Publication date |
---|---|
JP6549733B2 (en) | 2019-07-24 |
CN106170864B (en) | 2019-01-18 |
KR20170108163A (en) | 2017-09-26 |
WO2016127308A1 (en) | 2016-08-18 |
CN106170864A (en) | 2016-11-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11626068B2 (en) | Pixel arrangement structure for organic light emitting diode display | |
US11561465B2 (en) | Pixel arrangement structure, organic light emitting device, display device and mask | |
CN113053986B (en) | Pixel arrangement structure | |
EP3236463B1 (en) | Organic light emitting display device | |
US20190333970A1 (en) | Pixel arrangement structure for organic light emitting display device | |
US9859341B2 (en) | OLED display | |
CN110265431B (en) | Organic light emitting display device | |
US10177203B2 (en) | Pixel structure and manufacturing method for the same | |
US20160254326A1 (en) | Oled display substrate, oled display device, and mask | |
US20150311268A1 (en) | Oled panel | |
JP2016018782A (en) | Organic light-emitting element and element arrangement | |
KR20120041510A (en) | Organic electro luminescent device and shadow mask for fabricating the same | |
JP6549733B2 (en) | Display panel | |
KR20160048744A (en) | Pixel arrangement structure for organic light emitting display device | |
KR20180111733A (en) | Pixel arrangement structure for organic light emitting display device | |
US10651242B2 (en) | OLED device and display apparatus | |
US9269751B2 (en) | Display panel | |
CN110634909A (en) | Display substrate, display panel and display device | |
CN111584584B (en) | Display panel and display device | |
JP6900511B2 (en) | Organic electroluminescence devices and displays | |
CN108155205B (en) | AMOLED display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20180823 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20181002 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20181219 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20190604 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20190627 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6549733 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |