JP2017027126A - 演算処理装置および演算処理装置の制御方法 - Google Patents
演算処理装置および演算処理装置の制御方法 Download PDFInfo
- Publication number
- JP2017027126A JP2017027126A JP2015141912A JP2015141912A JP2017027126A JP 2017027126 A JP2017027126 A JP 2017027126A JP 2015141912 A JP2015141912 A JP 2015141912A JP 2015141912 A JP2015141912 A JP 2015141912A JP 2017027126 A JP2017027126 A JP 2017027126A
- Authority
- JP
- Japan
- Prior art keywords
- value
- coefficient
- instruction
- storage unit
- arithmetic processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
- G06F7/4833—Logarithmic number system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
- G06F7/556—Logarithmic or exponential functions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/483—Indexing scheme relating to group G06F7/483
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Mathematical Optimization (AREA)
- General Engineering & Computer Science (AREA)
- Nonlinear Science (AREA)
- Advance Control (AREA)
Abstract
Description
Claims (8)
- 対数関数を級数演算項と前記級数演算項に対する係数項とに分解した場合における前記係数項に含まれる第1の係数の値を、前記第1の係数の値を算出する第1の命令のオペランドデータ中の第1のビット群の値に応じて記憶する第1の記憶部と、
前記級数演算項に含まれる第2の係数の値を、前記第2の係数の値を算出する第2の命令のオペランドデータ中の前記第1のビット群の値に応じて記憶する第2の記憶部と、
前記第1の命令の実行に基づいて、前記第1の記憶部から読み出される前記第1の係数の値を選択し、前記第2の命令の実行に基づいて、前記第2の記憶部から読み出される前記第2の係数の値を選択する選択部を有することを特徴とする演算処理装置。 - 前記第1の記憶部は、前記第1の命令の浮動小数点形式のオペランドデータにおける仮数部の前記第1のビット群の値i(iは自然数)にそれぞれ対応して、”log(1+i/2^n)”(^はべき乗、nは第1のビット群のビット数)の値を前記第1の係数の値として記憶し、
前記第2の記憶部は、前記第2の命令の浮動小数点形式のオペランドデータにおける仮数部の前記第1のビット群の値iにそれぞれ対応して、”1/(1+i/2^n)”の値を前記第2の係数の値として記憶することを特徴とする請求項1記載の演算処理装置。 - 前記第1の記憶部は、前記第1のビット群の値iにそれぞれ対応して浮動小数点形式の前記第1の係数の符号部、指数部および仮数部の値を記憶し、前記第1の命令に基づいて、記憶している符号部、指数部および仮数部の値を出力し、
前記第2の記憶部は、前記第1のビット群の値iにそれぞれ対応して浮動小数点形式の前記第2の係数の符号部、指数部および仮数部の値を記憶し、前記第2の命令に基づいて、記憶している符号部、指数部および仮数部の値を出力することを特徴とする請求項2記載の演算処理装置。 - 前記第1のビット群は、前記入力データにおける仮数部の上位側のnビットであることを特徴とする請求項2または請求項3記載の演算処理装置。
- 前記演算処理装置はさらに、
前記級数演算項に含まれる第3の係数の値を、前記第3の係数の値を算出する第3の命令のオペランドデータ中の第2のビット群の値に応じて算出する係数算出部を有し、
前記選択部は、前記第3の命令の実行に基づいて、前記係数算出部が算出した前記第3の係数の値を選択することを特徴とする請求項1ないし請求項4のいずれか1項記載の演算処理装置。 - 前記演算処理装置はさらに、
前記第1の記憶部と、前記第2の記憶部と、前記第1の記憶部および前記第2の記憶部に共通に設けられ、前記第1のビット群の値に応じて、前記第1の記憶部が記憶する前記第1の係数の値のいずれかと前記第2の記憶部が記憶する前記第2の係数の値のいずれかとを選択するデコーダとを含む計数記憶部を有することを特徴とする請求項1ないし請求項5のいずれか1項記載の演算処理装置。 - 前記演算処理装置はさらに、積和演算を行う積和演算器を有し、
前記選択部は、前記積和演算器が前記演算命令を実行したことに基づいて、前記積和演算器から出力される演算結果を選択することを特徴とする請求項1ないし請求項6のいずれか1項記載の演算処理装置。 - 演算処理装置の制御方法において、
前記演算処理装置が有する計数演算器が、対数関数を級数演算項と前記級数演算項に対する係数項とに分解した場合における前記係数項に含まれる第1の係数の値を、前記第1の係数の値を算出する第1の命令のオペランドデータ中の第1のビット群の値に応じて第1の記憶部から読み出すとともに、前記級数演算項に含まれる第2の係数の値を、前記第2の係数の値を算出する第2の命令のオペランドデータ中の前記第1のビット群の値に応じて第2の記憶部から読み出し、
前記演算処理装置が有する選択部が、前記第1の命令の実行に基づいて、前記第1の記憶部から読み出される前記第1の係数の値を選択し、前記第2の命令の実行に基づいて、前記第2の記憶部から読み出される前記第2の係数の値を選択することを特徴とする演算処理装置の制御方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015141912A JP6497250B2 (ja) | 2015-07-16 | 2015-07-16 | 演算処理装置および演算処理装置の制御方法 |
US15/204,304 US10037188B2 (en) | 2015-07-16 | 2016-07-07 | Arithmetic processing device and method of controlling arithmetic processing device |
EP16179328.6A EP3118737B1 (en) | 2015-07-16 | 2016-07-13 | Arithmetic processing device and method of controlling arithmetic processing device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015141912A JP6497250B2 (ja) | 2015-07-16 | 2015-07-16 | 演算処理装置および演算処理装置の制御方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2017027126A true JP2017027126A (ja) | 2017-02-02 |
JP6497250B2 JP6497250B2 (ja) | 2019-04-10 |
Family
ID=56609665
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015141912A Active JP6497250B2 (ja) | 2015-07-16 | 2015-07-16 | 演算処理装置および演算処理装置の制御方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10037188B2 (ja) |
EP (1) | EP3118737B1 (ja) |
JP (1) | JP6497250B2 (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108595147B (zh) * | 2018-01-02 | 2021-03-23 | 上海兆芯集成电路有限公司 | 具有级数运算执行电路的微处理器 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040010532A1 (en) * | 2002-07-09 | 2004-01-15 | Silicon Integrated Systems Corp. | Apparatus and method for computing a logarithm of a floating-point number |
US20070061389A1 (en) * | 2005-09-09 | 2007-03-15 | Via Technologies, Inc. | Logarithm processing systems and methods |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5604691A (en) | 1995-01-31 | 1997-02-18 | Motorola, Inc. | Logarithm/inverse-logarithm converter utilizing a truncated Taylor series and method of use thereof |
US6772181B1 (en) * | 1999-10-29 | 2004-08-03 | Pentomics, Inc. | Apparatus and method for trigonometric interpolation |
US6877020B1 (en) * | 2001-12-31 | 2005-04-05 | Apple Computer, Inc. | Method and apparatus for matrix transposition |
JP4199100B2 (ja) * | 2003-12-12 | 2008-12-17 | 富士通株式会社 | 関数演算方法及び関数演算回路 |
US7711764B2 (en) | 2004-06-04 | 2010-05-04 | Telefonaktiebolaget Lm Ericsson (Publ) | Pipelined real or complex ALU |
US7814137B1 (en) * | 2007-01-09 | 2010-10-12 | Altera Corporation | Combined interpolation and decimation filter for programmable logic device |
EP2833258B1 (en) | 2012-03-30 | 2016-09-14 | Fujitsu Limited | Arithmetic processing unit and method for controlling arithmetic processing unit |
-
2015
- 2015-07-16 JP JP2015141912A patent/JP6497250B2/ja active Active
-
2016
- 2016-07-07 US US15/204,304 patent/US10037188B2/en active Active
- 2016-07-13 EP EP16179328.6A patent/EP3118737B1/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040010532A1 (en) * | 2002-07-09 | 2004-01-15 | Silicon Integrated Systems Corp. | Apparatus and method for computing a logarithm of a floating-point number |
US20070061389A1 (en) * | 2005-09-09 | 2007-03-15 | Via Technologies, Inc. | Logarithm processing systems and methods |
Also Published As
Publication number | Publication date |
---|---|
EP3118737B1 (en) | 2017-12-13 |
US20170017466A1 (en) | 2017-01-19 |
JP6497250B2 (ja) | 2019-04-10 |
EP3118737A1 (en) | 2017-01-18 |
US10037188B2 (en) | 2018-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102447636B1 (ko) | 부동 소수점 수를 누산하기 위한 산술 연산을 수행하는 장치 및 방법 | |
US7949696B2 (en) | Floating-point number arithmetic circuit for handling immediate values | |
US7236995B2 (en) | Data processing apparatus and method for converting a number between fixed-point and floating-point representations | |
KR100239029B1 (ko) | 가산기와 함께 사용하기 위한 결과 정규화기 및 결과 정규화 방법과 그를 포함하는 데이터 프로세서 | |
US9608662B2 (en) | Apparatus and method for converting floating-point operand into a value having a different format | |
US20080270496A1 (en) | Composition/decomposition of decimal floating point data | |
JP2018500635A (ja) | プログラム可能な有効度データを使用するデータ処理装置および方法 | |
TW201617929A (zh) | 融合複合算術運算之區分 | |
US6463525B1 (en) | Merging single precision floating point operands | |
JP2012084142A (ja) | 融合型積和演算機能ユニット | |
US20120059866A1 (en) | Method and apparatus for performing floating-point division | |
Boersma et al. | The POWER7 binary floating-point unit | |
US9477442B2 (en) | Processor and control method of processor | |
JP6497250B2 (ja) | 演算処理装置および演算処理装置の制御方法 | |
US10310809B2 (en) | Apparatus and method for supporting a conversion instruction | |
US20090164544A1 (en) | Dynamic range enhancement for arithmetic calculations in real-time control systems using fixed point hardware | |
US10838718B2 (en) | Processing device, arithmetic unit, and control method of processing device | |
US9959092B2 (en) | Accumulation of floating-point values | |
JP6886927B2 (ja) | 浮動小数点値の処理のための装置及び方法 | |
US8041927B2 (en) | Processor apparatus and method of processing multiple data by single instructions | |
US20120191955A1 (en) | Method and system for floating point acceleration on fixed point digital signal processors | |
US8185723B2 (en) | Method and apparatus to extract integer and fractional components from floating-point data | |
US7237000B2 (en) | Speed of execution of a conditional subtract instruction and increasing the range of operands over which the instruction would be performed correctly | |
JP4428778B2 (ja) | 演算装置及び演算方法並びに計算装置 | |
US20130132452A1 (en) | Method and Apparatus for Fast Computation of Integral and Fractional Parts of a High Precision Floating Point Multiplication Using Integer Arithmetic |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7426 Effective date: 20170803 |
|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20170803 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20170804 |
|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20180214 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20180219 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20180219 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20180413 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20181009 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20181113 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20181119 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20190212 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20190225 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6497250 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |