JP2016105560A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2016105560A5 JP2016105560A5 JP2014243187A JP2014243187A JP2016105560A5 JP 2016105560 A5 JP2016105560 A5 JP 2016105560A5 JP 2014243187 A JP2014243187 A JP 2014243187A JP 2014243187 A JP2014243187 A JP 2014243187A JP 2016105560 A5 JP2016105560 A5 JP 2016105560A5
- Authority
- JP
- Japan
- Prior art keywords
- carrier wave
- wireless communication
- clock
- phase
- command
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000969 carrier Substances 0.000 claims description 13
- 230000000051 modifying Effects 0.000 claims 4
- 238000009966 trimming Methods 0.000 claims 4
- 241000276498 Pollachius virens Species 0.000 claims 1
- 238000001514 detection method Methods 0.000 description 1
Description
本無線通信装置は、多相クロック生成回路により搬送波に同期して前記搬送波と同一周波数である多相クロックを生成する無線通信装置であって、受信した前記搬送波を復調した2値波形からコマンドの検出を行い、位相設定コマンドを認識するコマンド認識回路を備え、前記コマンド認識回路が前記位相設定コマンドを認識したときにレジスタ回路へ位相設定値を設定する制御回路を備え、前記レジスタ回路の前記位相設定値から前記多相クロックの1つのクロックを選択する選択回路を備えたことを要件とする。 The wireless communication device is a wireless communication device that generates a multi-phase clock having the same frequency as the carrier wave in synchronization with the carrier wave by a multi-phase clock generation circuit , and receives a command from a binary waveform demodulated from the received carrier wave A command recognition circuit for performing detection and recognizing a phase setting command; and a control circuit for setting a phase setting value in a register circuit when the command recognition circuit recognizes the phase setting command. It is a requirement that a selection circuit for selecting one of the multiphase clocks from a set value is provided .
Claims (6)
受信した前記搬送波を復調した2値波形からコマンドの検出を行い、位相設定コマンドを認識するコマンド認識回路を備え、
前記コマンド認識回路が前記位相設定コマンドを認識したときにレジスタ回路へ位相設定値を設定する制御回路を備え、
前記レジスタ回路の前記位相設定値から前記多相クロックの1つのクロックを選択する選択回路を備えた無線通信装置。 A wireless communication device that generates a multiphase clock having the same frequency as the carrier wave in synchronization with the carrier wave by a multiphase clock generation circuit ,
A command recognition circuit for detecting a command from a binary waveform obtained by demodulating the received carrier wave and recognizing a phase setting command;
A control circuit that sets a phase setting value to a register circuit when the command recognition circuit recognizes the phase setting command;
A wireless communication apparatus comprising: a selection circuit that selects one of the multiphase clocks from the phase setting value of the register circuit .
前記無線通信装置が、前記搬送波と同一周波数のクロックを前記搬送波に加算して変調信号を生成するステップと、
前記トリミング装置が、前記変調信号を受信して前記変調信号の振幅を計測するステップと、
前記無線通信装置が前記搬送波に加算するクロックの位相を順次切り替え、前記トリミング装置が前記振幅の最大値となるクロックの位相を示す設定値を記録するステップと、
前記トリミング装置が、前記設定値を前記無線通信装置に記憶させるステップと、を有することを特徴とする無線通信装置におけるクロックの位相調整方法。 In the radio communication apparatus according to any one of claims 1 to 5, the phase adjustment of said received carrier wave by adding the clock of the same frequency and are transmitted to the phase of the tone pollock torque lock clock to trimming device A method,
The wireless communication device generates a modulated signal by adding a clock having the same frequency as the carrier wave to the carrier wave;
The trimming device receiving the modulated signal and measuring the amplitude of the modulated signal;
Sequentially switching the phase of the clock that the wireless communication device adds to the carrier wave, and the trimming device recording a setting value indicating the phase of the clock that is the maximum value of the amplitude;
And a step of causing the wireless communication device to store the setting value in the trimming device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014243187A JP6485016B2 (en) | 2014-12-01 | 2014-12-01 | Radio communication apparatus and clock phase adjustment method in radio communication apparatus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014243187A JP6485016B2 (en) | 2014-12-01 | 2014-12-01 | Radio communication apparatus and clock phase adjustment method in radio communication apparatus |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2016105560A JP2016105560A (en) | 2016-06-09 |
JP2016105560A5 true JP2016105560A5 (en) | 2017-12-21 |
JP6485016B2 JP6485016B2 (en) | 2019-03-20 |
Family
ID=56102466
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2014243187A Expired - Fee Related JP6485016B2 (en) | 2014-12-01 | 2014-12-01 | Radio communication apparatus and clock phase adjustment method in radio communication apparatus |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP6485016B2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9887832B1 (en) * | 2016-08-01 | 2018-02-06 | Nxp B.V. | Method and system to calibrate phase supported by factory trim data |
JP7101152B2 (en) * | 2019-09-06 | 2022-07-14 | 株式会社東芝 | Electronic circuits, current measuring devices, and methods |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009130389A (en) * | 2007-11-19 | 2009-06-11 | Felica Networks Inc | Communication apparatus, tuning frequency adjustment method and program |
JP5990436B2 (en) * | 2012-09-07 | 2016-09-14 | ルネサスエレクトロニクス株式会社 | Wireless communication system and wireless communication apparatus |
US9450646B2 (en) * | 2013-03-15 | 2016-09-20 | Qualcomm Incorporated | Direct power transmission load modulation in near field communication devices |
-
2014
- 2014-12-01 JP JP2014243187A patent/JP6485016B2/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2014123401A5 (en) | ||
US9363004B2 (en) | Apparatus and associated methods for switching between antennas in a multi-antenna receiver | |
JP2018526912A5 (en) | ||
WO2018132237A3 (en) | Systems and methods to select or transmitting frequency domain patterns for phase tracking reference signals | |
RU2011120056A (en) | WIRELESS NETWORK AND THE BASIC RECEIVING STATION USED IN IT AND A WIRELESS NETWORK DEVICE | |
JP2010178137A5 (en) | Semiconductor device | |
US9378724B2 (en) | Method and system for implementing near field communication | |
TWI739968B (en) | System and method for blind detection of numerology, manufacturing method and testing method | |
RU2016107022A (en) | LEARNING READING MEMORY CONTROLLER | |
JP2014509486A5 (en) | ||
AR084168A1 (en) | SIGNAL GENERATION METHOD AND APPLIANCE | |
ATE492105T1 (en) | ALGORITHM FOR ERROR ESTIMATION OF FAST CARRIER FREQUENCIES USING SYNCHRONIZATION SEQUENCES | |
CL2017000460A1 (en) | Tone scheme for ltf compression and transmission in wireless communication systems | |
JP2017535993A5 (en) | ||
JP2016105560A5 (en) | ||
HK1149130A1 (en) | Clock regeneration circuit and receiver using the same | |
WO2013188272A3 (en) | Optimizing power in a memory device | |
JP2017069615A5 (en) | ||
WO2008149981A1 (en) | Modulation device and pulse wave generation device | |
JP2005167536A5 (en) | ||
US9524264B2 (en) | Generating combined bus clock signals using asynchronous master device reference clocks in shared bus systems, and related methods, devices, and computer-readable media | |
RU2013147586A (en) | DUPLEX HIGH SPEED SHORT-WAVE RADIO SYSTEM | |
JP2016125884A5 (en) | ||
JP2008084303A5 (en) | ||
KR101633029B1 (en) | Frequency Shift Keying Receiver based on Zero Crossing Demodulation and method thereof |