JP2014119964A5 - - Google Patents

Download PDF

Info

Publication number
JP2014119964A5
JP2014119964A5 JP2012274665A JP2012274665A JP2014119964A5 JP 2014119964 A5 JP2014119964 A5 JP 2014119964A5 JP 2012274665 A JP2012274665 A JP 2012274665A JP 2012274665 A JP2012274665 A JP 2012274665A JP 2014119964 A5 JP2014119964 A5 JP 2014119964A5
Authority
JP
Japan
Prior art keywords
deadlock
thread
lock handle
monitoring
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2012274665A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014119964A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2012274665A priority Critical patent/JP2014119964A/ja
Priority claimed from JP2012274665A external-priority patent/JP2014119964A/ja
Publication of JP2014119964A publication Critical patent/JP2014119964A/ja
Publication of JP2014119964A5 publication Critical patent/JP2014119964A5/ja
Pending legal-status Critical Current

Links

Images

JP2012274665A 2012-12-17 2012-12-17 計算機システムおよびプログラム Pending JP2014119964A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2012274665A JP2014119964A (ja) 2012-12-17 2012-12-17 計算機システムおよびプログラム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012274665A JP2014119964A (ja) 2012-12-17 2012-12-17 計算機システムおよびプログラム

Publications (2)

Publication Number Publication Date
JP2014119964A JP2014119964A (ja) 2014-06-30
JP2014119964A5 true JP2014119964A5 (enExample) 2015-01-15

Family

ID=51174748

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012274665A Pending JP2014119964A (ja) 2012-12-17 2012-12-17 計算機システムおよびプログラム

Country Status (1)

Country Link
JP (1) JP2014119964A (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9323585B2 (en) * 2011-05-12 2016-04-26 Nec Corporation Deadlock preventing apparatus, deadlock preventing method, and program
JP6805522B2 (ja) * 2016-03-30 2020-12-23 日本電気株式会社 情報処理装置、情報処理方法、プログラム
CN109213576B (zh) * 2017-07-01 2022-04-08 武汉斗鱼网络科技有限公司 程序死锁检测方法、存储介质、设备及系统

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0816430A (ja) * 1994-06-27 1996-01-19 Mitsubishi Electric Corp 並列プログラムトレース装置
JP3072048B2 (ja) * 1996-03-19 2000-07-31 株式会社東芝 計算機システムおよび計算機システムのソフトウェア故障回復方法
JP2009271858A (ja) * 2008-05-09 2009-11-19 Toshiba Corp 計算機システム及びプログラム
US9323585B2 (en) * 2011-05-12 2016-04-26 Nec Corporation Deadlock preventing apparatus, deadlock preventing method, and program

Similar Documents

Publication Publication Date Title
Vázquez A new design for the implementation of isogeometric analysis in Octave and Matlab: GeoPDEs 3.0
An et al. Minimizing makespan in a two-machine flowshop with a limited waiting time constraint and sequence-dependent setup times
WO2015050594A3 (en) Methods and apparatus for parallel processing
WO2014130514A3 (en) Executing continuous event processing (cep) queries in parallel
EP2887182A8 (en) Rescheduling workloads to enforce and maintain a duty cycle
JP2011515776A5 (enExample)
JP2014123354A5 (enExample)
WO2014198464A9 (en) Multicore processor fault detection for safety critical software applications
JP2017538986A5 (enExample)
Elishakoff et al. Uncertainty quantification based on pillars of experiment, theory, and computation. Part II: Theory and computation
WO2013019350A3 (en) Cpu/gpu synchronization mechanism
JP2018502425A5 (enExample)
JP2014119964A5 (enExample)
Li et al. A cost-optimal parallel algorithm for the 0–1 knapsack problem and its performance on multicore CPU and GPU implementations
Rudek The single processor total weighted completion time scheduling problem with the sum-of-processing-time based learning model
WO2017151588A3 (en) A system and method for programming data transfer within a microcontroller
JP2015172929A5 (enExample)
JP2014532909A5 (ja) 他のアプリケーションへの依存性に基づく、アプリケーションにおける操作の自動的実施のための方法、装置および記憶媒体
JP2015181684A5 (ja) 遊技機
JP2017504887A5 (enExample)
RU2017103951A (ru) Эффективная маршрутизация прерываний для многопоточного процесса
JP2018501609A5 (enExample)
JP2015058111A5 (enExample)
JP2012181711A5 (enExample)
EP2889719A8 (en) Method and apparatus to manage power usage in a processor