JP2014116541A - Multilayer printed wiring board - Google Patents

Multilayer printed wiring board Download PDF

Info

Publication number
JP2014116541A
JP2014116541A JP2012271300A JP2012271300A JP2014116541A JP 2014116541 A JP2014116541 A JP 2014116541A JP 2012271300 A JP2012271300 A JP 2012271300A JP 2012271300 A JP2012271300 A JP 2012271300A JP 2014116541 A JP2014116541 A JP 2014116541A
Authority
JP
Japan
Prior art keywords
signal transmission
pad
multilayer printed
characteristic impedance
wiring board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2012271300A
Other languages
Japanese (ja)
Inventor
Hiroyuki Motoki
浩之 本木
Hideyuki Nakanishi
秀行 中西
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Aica Kogyo Co Ltd
Original Assignee
Aica Kogyo Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Aica Kogyo Co Ltd filed Critical Aica Kogyo Co Ltd
Priority to JP2012271300A priority Critical patent/JP2014116541A/en
Publication of JP2014116541A publication Critical patent/JP2014116541A/en
Pending legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To provide a multilayer printed wiring board in which the characteristic impedance of signal transmission wiring and a pad connected therewith are matched, and noise is suppressed.SOLUTION: In a multilayer printed wiring board 10 having signal transmission wiring 12, a pad 14 connected with the signal transmission wiring 12 and wider than the signal transmission wiring 12, and a plane layer 16, and provided with a plurality of cut-out portions 18 directly under the pad 14 of the plane layer 16 so that the characteristic impedance of the pad 14 is included in a set range set for the characteristic impedance of the signal transmission wiring 12, the width (w1) of the cut-out portion 18 is set based on the primary function of the width (w) of the pad.

Description

本発明は多層プリント配線板に関し、詳しくは、信号伝送配線及びこれに接続されたパッド部のそれぞれの特性インピーダンスが整合されているとともに、ノイズの発生が抑制された多層プリント配線板に関する。   The present invention relates to a multilayer printed wiring board, and more particularly to a multilayer printed wiring board in which characteristic impedances of a signal transmission wiring and a pad portion connected to the signal transmission wiring are matched and generation of noise is suppressed.

多層プリント配線板において、伝送損失の少ない信号伝送を行うためには信号伝送配線の特性インピーダンスが一定であることが要求される。一方、この信号伝送配線に接続されたパッド部は、一般には信号伝送配線よりも幅が広く、リファレンスプレーンとの間に形成される容量成分が大きいため、信号伝送配線の特性インピーダンスに比べて、その特性インピーダンスは小さくなる。
そのため、これらの接続箇所において伝送信号が反射し、伝送損失が生ずる。
In a multilayer printed wiring board, in order to perform signal transmission with little transmission loss, it is required that the characteristic impedance of the signal transmission wiring is constant. On the other hand, the pad portion connected to the signal transmission wiring is generally wider than the signal transmission wiring, and the capacitance component formed between the signal transmission wiring and the reference plane is large, so compared to the characteristic impedance of the signal transmission wiring, Its characteristic impedance is reduced.
Therefore, the transmission signal is reflected at these connection points, and transmission loss occurs.

そこで、パッド部の直下のプレーン層の、パッド部の箇所にくり抜き部を設け、さらに、パッド部直下の絶縁層間の距離を適宜調整することにより、パッド部の容量成分の増加が抑制され、パッド部の特性インピーダンスと、これに接続された信号伝送配線の特性インピーダンスとを整合させることができる(特許文献1)。   Therefore, by providing a hollow portion at the pad portion of the plane layer immediately below the pad portion, and further adjusting the distance between the insulating layers immediately below the pad portion, an increase in the capacitance component of the pad portion is suppressed, and the pad The characteristic impedance of the part and the characteristic impedance of the signal transmission wiring connected thereto can be matched (Patent Document 1).

特開2002−111230号公報JP 2002-111230 A

前記技術は、パッド部直下のグランド/電源プレーンにパターン部と平行に、即ち伝送信号の進行方向と平行にくり抜き部を設け、伝送信号の進行方向においてパッド部のインピーダンスを一定にするものである。   In the above technology, the ground / power supply plane immediately below the pad portion is provided with a hollow portion parallel to the pattern portion, that is, parallel to the traveling direction of the transmission signal, and the impedance of the pad portion is made constant in the traveling direction of the transmission signal. .

しかしながら、前記技術によれば、くり抜く形状、位置、数に制限はなく、所望のインピーダンスを得るためには相当数の試行錯誤が必要となる。
そこで、本発明が解決しようとする課題は、信号伝送配線及びこれに接続されたパッド部のそれぞれの特性インピーダンスを整合させるために、前記パッドの直下にくり抜き部を設けるにあたり、前記くり抜き部の幅を特定することにより試行錯誤することなくパッド部の特性インピーダンスを整合し、かつ、ノイズの発生が抑制された多層プリント配線板を提供することである。
However, according to the technique, there are no restrictions on the shape, position, and number to be cut out, and a considerable amount of trial and error is required to obtain a desired impedance.
Therefore, the problem to be solved by the present invention is to provide a hollow portion directly under the pad in order to match the characteristic impedances of the signal transmission wiring and the pad portion connected to the signal transmission wiring. It is intended to provide a multilayer printed wiring board in which the characteristic impedance of the pad portion is matched and the generation of noise is suppressed without specifying trial and error.

本発明者らは、鋭意検討した結果、前記パッドの直下にくり抜き部を設けるにあたり、前記くり抜き部の幅は、前記パッド部幅と相関性があることを見出した。   As a result of intensive studies, the present inventors have found that the width of the cut-out portion has a correlation with the width of the pad portion when the cut-out portion is provided immediately below the pad.

請求項1に記載の発明は、信号伝送配線と、前記信号伝送配線に接続され、前記信号伝送配線より幅が広いパッド部と、プレーン層と、を有し、前記パッド部の特性インピーダンスが前記信号伝送配線の特性インピーダンスに対して設定された設定範囲に含まれるよう、前記プレーン層の前記パッド部の直下の箇所に複数のくり抜き部が設けられている多層プリント配線板において、前記くり抜き部幅(w1)が、数1で示される前記パッド部幅(w)の一次関数に基づいて設けられていることを特徴とし、これにより信号品質が容易に改善される。   The invention according to claim 1 includes a signal transmission wiring, a pad portion connected to the signal transmission wiring and wider than the signal transmission wiring, and a plane layer, and the characteristic impedance of the pad portion is the In a multilayer printed wiring board in which a plurality of cutout portions are provided at locations immediately below the pad portions of the plane layer so as to be included in the setting range set for the characteristic impedance of the signal transmission wiring, the cutout portion width (W1) is provided on the basis of a linear function of the pad width (w) expressed by the equation (1), whereby the signal quality is easily improved.

請求項2の発明は、前記複数のくり抜き部の間にリターン電流経路部が設けられていることを特徴とする請求項1記載の多層プリント配線板であって、不要輻射ノイズの増加が軽減される。   The invention according to claim 2 is the multilayer printed wiring board according to claim 1, wherein a return current path portion is provided between the plurality of cut-out portions, and an increase in unnecessary radiation noise is reduced. The

本発明によれば、パッド部の特性インピーダンスを信号伝送配線の特性インピーダンスに±20%以内(最適設計では±10%以内であるが、配線の特性インピーダンスの保証値が±10%のため、適正な範囲となる)で整合させることができるとともに、くり抜き部の形状が細分化形状となっていることにより、リターン電流の最短経路が確保されるので、不要な放射ノイズの発生を抑制した上で、良好な信号伝送をすることができる。   According to the present invention, the characteristic impedance of the pad portion is within ± 20% of the characteristic impedance of the signal transmission wiring (in the optimum design, it is within ± 10%, but the guaranteed value of the characteristic impedance of the wiring is ± 10%. And the cut-out part has a subdivided shape, so that the shortest path of return current is ensured. Good signal transmission can be achieved.

多層プリント配線板のパッド部周辺の構造図。The structure figure of the pad part periphery of a multilayer printed wiring board. 多層プリント配線板4層例の構造図。FIG. 3 is a structural diagram of an example of four layers of a multilayer printed wiring board. 本発明における特性インピーダンス測定用のテストクーポンの略図。1 is a schematic diagram of a test coupon for measuring characteristic impedance according to the present invention. 特性インピーダンス測定結果Characteristic impedance measurement results 信号波形品質評価結果Signal waveform quality evaluation results 本発明を適用した場合の多層プリント基板構造図Multilayer printed circuit board structure when the present invention is applied 近傍磁界測定システムの略図Schematic diagram of the near magnetic field measurement system 近傍磁界測定結果Near magnetic field measurement results

本発明の実施形態について図面を参照して説明する。
図1は本発明の多層プリント配線板10のパッド部14周辺の構造を示す図であり、図1(a)はこの多層プリント配線板のパッド部14及びその直下のプレーン層16の上面視図、図1(b)及び図1(c)は、それぞれ図1(a)のA−A‘線およびB−B’線で多層プリント配線板10を切断した断面図である。なお、図1(a)では、パッド部14及びプレーン層16との間に存在する絶縁層17は記載していない。
Embodiments of the present invention will be described with reference to the drawings.
FIG. 1 is a view showing a structure around a pad portion 14 of a multilayer printed wiring board 10 according to the present invention. FIG. 1A is a top view of the pad portion 14 of this multilayer printed wiring board and a plane layer 16 immediately below the pad portion 14. FIGS. 1B and 1C are cross-sectional views of the multilayer printed wiring board 10 taken along lines AA ′ and BB ′ in FIG. 1A, respectively. In FIG. 1A, the insulating layer 17 existing between the pad portion 14 and the plane layer 16 is not shown.

詳しくは、この多層プリント配線板10は、信号伝送配線12と、信号伝送配線12に接続され、前記信号伝送配線より幅が広いパッド部14と、プレーン層16と、を有する。
そして、パッド部14の特性インピーダンスが信号伝送配線12の特性インピーダンスに対して設定された設定範囲(±20%以内)に含まれるよう、プレーン層16のパッド部14の直下の箇所にくり抜き部18を設け、さらに、図6に示すように、くり抜き部18は一つのパッド部14に対して複数設けられ、かつ、複数のくり抜き部18の間にリターン電流経路部22を設けるものである。
Specifically, the multilayer printed wiring board 10 includes a signal transmission wiring 12, a pad portion 14 connected to the signal transmission wiring 12 and wider than the signal transmission wiring, and a plane layer 16.
Then, the hollow portion 18 is formed at a position immediately below the pad portion 14 of the plane layer 16 so that the characteristic impedance of the pad portion 14 is included in a setting range (within ± 20%) set with respect to the characteristic impedance of the signal transmission wiring 12. Further, as shown in FIG. 6, a plurality of the cutout portions 18 are provided for one pad portion 14, and a return current path portion 22 is provided between the plurality of cutout portions 18.

本実施形態に係わる多層プリント基板の具体例として、図2に4層構成の例を示す。図2(a)は信号伝送配線とパッド部を有する信号層20と第1のプレーン層21と間隔が120μm、第1のプレーン層21と第2のプレーン層22との間隔が1.2mmの層構成であり、図2(b)は信号伝送配線とパッド部を有する信号層20と第1のプレーン層21と間隔が80μm、第1のプレーン層21と第2のプレーン層22との間隔が1.2mmの層構成であり、図2(c)は信号伝送配線とパッド部を有する信号層20と第1のプレーン層21と間隔が220μm、第1のプレーン層21と第2のプレーン層22との間隔が1.0mmの層構成である。
Cu:42μm、Cu:35μmとはそれぞれの前記プレーン層の銅メッキ厚さである。
前記、第1のプレーン層21に数1により算出したくり抜きを設ける。
As a specific example of the multilayer printed board according to this embodiment, an example of a four-layer configuration is shown in FIG. In FIG. 2A, the distance between the signal layer 20 having the signal transmission wiring and the pad portion and the first plane layer 21 is 120 μm, and the distance between the first plane layer 21 and the second plane layer 22 is 1.2 mm. FIG. 2B shows a layer configuration, in which the distance between the signal layer 20 having the signal transmission wiring and the pad portion and the first plane layer 21 is 80 μm, and the distance between the first plane layer 21 and the second plane layer 22. FIG. 2C shows the signal layer 20 having the signal transmission wiring and the pad portion and the first plane layer 21 having a distance of 220 μm, and the first plane layer 21 and the second plane. The layer structure has a distance of 1.0 mm from the layer 22.
Cu: 42 μm and Cu: 35 μm are the copper plating thicknesses of the plane layers.
The first plane layer 21 is provided with a cutout calculated by the equation (1).

ここで、第1のプレーン層21と第2のプレーン層22の間に信号層やプレーン層を追加することが可能であり、その場合においても、第1のプレーン層と第2のプレーン層の間隔が1mm程度で、前記、追加された信号層やプレーン層にも第1のプレーン層と同様のくり抜き部を設けることが望ましい。 Here, it is possible to add a signal layer or a plane layer between the first plane layer 21 and the second plane layer 22, and even in this case, the first plane layer and the second plane layer It is desirable that the interval is about 1 mm, and the added signal layer and the plane layer are also provided with a cutout portion similar to the first plane layer.

図3は本発明における特性インピーダンス測定用のテストクーポンの略図である。このような、テストクーポンを図2(a)の層構成にて作成した。   FIG. 3 is a schematic diagram of a test coupon for measuring characteristic impedance according to the present invention. Such a test coupon was created with the layer structure of FIG.

実施例1として信号配線幅を0.21mm、パッド幅(w)を2mmとし、数1において、a=1.1641、bを0.1054とすると、くり抜き幅(w1)は約2.2mmとなる。
比較例1、2、3
比較例1、2として、信号配線幅を0.21mm、パッド幅(w)を2mmとし、数1において、a=1.0641、bを0.1054、同様にa=0.9641、b=0.1054とすると、くり抜き幅(w1)はそれぞれ、約2.0mm、約1.8mmとなる。また、くり抜き部を設けないものを比較例3とした。
In Example 1, when the signal wiring width is 0.21 mm, the pad width (w) is 2 mm, and in Equation 1, a = 1.1641 and b is 0.1054, the cutout width (w1) is about 2.2 mm. Become.
Comparative Examples 1, 2, 3
As Comparative Examples 1 and 2, the signal wiring width is 0.21 mm, the pad width (w) is 2 mm, and in Equation 1, a = 1.0641, b is 0.1054, and similarly a = 0.9641, b = Assuming that it is 0.1054, the cutout width (w1) is about 2.0 mm and about 1.8 mm, respectively. Further, Comparative Example 3 was provided with no cut-out portion.

実施例2として、信号配線幅を0.21mm、パッド幅(w)を0.5mmとし、数1において、a=1.1641、bを0.1054とすると、くり抜き幅(w1)は約0.5mmとなる。
比較例4、5、6
比較例4、5として、信号配線幅を0.21mm、パッド幅(w)を0.5mmとし、数1において、a=1.5641、bを0.1054、同様にa=0.7641、b=0.1054とすると、くり抜き幅(w1)はそれぞれ、約0.7mm、約0.3mmとなる。また、くり抜き部を設けないものを比較例6とした。
As Example 2, when the signal wiring width is 0.21 mm, the pad width (w) is 0.5 mm, and a = 1.1641 and b is 0.1054 in Equation 1, the cut-out width (w1) is about 0. .5mm.
Comparative Examples 4, 5, 6
As Comparative Examples 4 and 5, the signal wiring width is 0.21 mm, the pad width (w) is 0.5 mm, and in Equation 1, a = 1.5641, b is 0.1054, and similarly a = 0.7641, When b = 0.1054, the cut-out width (w1) is about 0.7 mm and about 0.3 mm, respectively. Moreover, the thing which does not provide a hollow part was made into the comparative example 6.

これらのテストクーポンを用いた特性インピーダンス測定結果を図4に示す。パッド部の特性インピーダンスはくり抜き部がない場合が32Ω、43Ω程度であるのに対し、くり抜き部を設けた場合は配線とほぼ同じ50Ωとなるが、くり抜き部を設けた場合であっても数1から外れた場合は、信号波形の乱れが生じ、ノイズ発生のリスクが高まる。 The characteristic impedance measurement results using these test coupons are shown in FIG. The characteristic impedance of the pad portion is about 32Ω and 43Ω when the hollow portion is not provided, whereas when the hollow portion is provided, the characteristic impedance is 50Ω, which is almost the same as that of the wiring. Otherwise, the signal waveform is disturbed, increasing the risk of noise generation.

特性インピーダンスの測定は、サンプリングオシロスコープを用いてTDR法(Time Domain Reflectometry)により行った。
具体的には、サンプリングオシロスコープのTDRモジュールに特性インピーダンス50Ωの同軸ケーブルを接続し、ケーブル先端には基板接続用のSMAコネクタを取り付け、テストクーポン内のプローブ箇所に前記SMAコネクタを接触させるものである。
The characteristic impedance was measured by a TDR method (Time Domain Reflectometry) using a sampling oscilloscope.
Specifically, a coaxial cable with a characteristic impedance of 50Ω is connected to a TDR module of a sampling oscilloscope, a SMA connector for board connection is attached to the end of the cable, and the SMA connector is brought into contact with a probe location in a test coupon. .

実施例1および比較例3のテストクーポンを用いた信号波形品質評価結果を図5に示す。図5はアイパターンと呼ばれ、信号波形の遷移を多数サンプリングし、重ね合わせてグラフィカルに表示したものであり、開口度が大きいほど、良好な波形品質を示す。
すなわち、くり抜き部を設けてパッド部の特性インピーダンスを配線の特性インピーダンスに整合させた場合の方が良好な信号伝送ができている。
The signal waveform quality evaluation results using the test coupons of Example 1 and Comparative Example 3 are shown in FIG. FIG. 5 is called an eye pattern, in which a large number of signal waveform transitions are sampled and overlaid and displayed graphically. The larger the aperture, the better the waveform quality.
That is, better signal transmission can be achieved when the cutout portion is provided and the characteristic impedance of the pad portion is matched with the characteristic impedance of the wiring.

しかし、くり抜き部を設けることで信号品質は改善されるが、くり抜き部によりリターン電流経路が遠回りになり、放射ノイズを増加させる恐れがあるため、くり抜き部にリターン電流経路を設ける必要がある。 However, although the signal quality is improved by providing the cutout portion, the return current path becomes a detour due to the cutout portion and there is a possibility of increasing radiation noise. Therefore, it is necessary to provide a return current path in the cutout portion.

図6はSATA(シリアルATA:コンピュータにハードディスク、光学ドライブを接続する為のインタフェース規格)用コネクタ実装部位に本発明を適用した場合の多層プリント基板構造である。
図6(a)はパッド部及びその直下のプレーン層の上面視図、図6(b)は内層プレーン層の上面視図、図6(c)及び図6(d)は、それぞれ図6(a)のA−A’線およびB−B’線で多層プリント配線板を切断した断面図で、くり抜き部18にはリターン電流経路部22が設けてある。
FIG. 6 shows a multilayer printed circuit board structure when the present invention is applied to a connector mounting portion for SATA (serial ATA: interface standard for connecting a hard disk and an optical drive to a computer).
6A is a top view of the pad portion and the plane layer immediately below it, FIG. 6B is a top view of the inner plane layer, and FIG. 6C and FIG. 6D are FIG. FIG. 6A is a cross-sectional view of a multilayer printed wiring board taken along line AA ′ and line BB ′ in FIG. 5A, and a cutout portion 18 has a return current path portion 22.

前記SATA通信時におけるコネクタ周辺の近傍磁界測定システムの略図及び測定結果を図7、図8に示す。 7 and 8 show schematic diagrams and measurement results of the near magnetic field measurement system around the connector during the SATA communication.

測定結果より、くり抜き部を設けた場合に磁界強度が増加、すなわち、不要輻射ノイズが増加しているが、リターン電流経路部を設けることによって、前記、不要輻射ノイズの増加が軽減される。 From the measurement results, when the hollowed portion is provided, the magnetic field strength increases, that is, the unnecessary radiation noise increases. However, the increase of the unnecessary radiation noise is reduced by providing the return current path portion.

10 多層プリント配線板
12 信号伝送配線
14 パッド部
16 プレーン層
161 第1のプレーン層
162 第2のプレーン層
17 絶縁層
18 くり抜き部
20 信号層
22 リターン電流経路部
23 磁界プローブ
24 SATAコネクタ
DESCRIPTION OF SYMBOLS 10 Multilayer printed wiring board 12 Signal transmission wiring 14 Pad part 16 Plane layer 161 1st plane layer 162 2nd plane layer 17 Insulating layer 18 Cut-out part 20 Signal layer 22 Return current path part 23 Magnetic field probe 24 SATA connector

Claims (2)

信号伝送配線と、前記信号伝送配線に接続され、前記信号伝送配線より幅が広いパッド部と、プレーン層と、を有し、前記パッド部の特性インピーダンスが前記信号伝送配線の特性インピーダンスに対して設定された設定範囲に含まれるよう、前記プレーン層の前記パッド部の直下の箇所に複数のくり抜き部が設けられている多層プリント配線板において、前記くり抜き部幅(w1)が、数1で示される前記パッド部幅(w)の一次関数に基づいて設けられていることを特徴とする多層プリント配線板。
A signal transmission line; a pad part connected to the signal transmission line and having a width wider than the signal transmission line; and a plane layer, wherein the characteristic impedance of the pad part is relative to the characteristic impedance of the signal transmission line. In a multilayer printed wiring board in which a plurality of cutout portions are provided at locations immediately below the pad portions of the plane layer so as to be included in the set setting range, the cutout portion width (w1) is expressed by Equation 1. The multilayer printed wiring board is provided based on a linear function of the pad width (w).
前記複数のくり抜き部の間にリターン電流経路部が設けられていることを特徴とする請求項1記載の多層プリント配線板。
The multilayer printed wiring board according to claim 1, wherein a return current path portion is provided between the plurality of cutout portions.
JP2012271300A 2012-12-12 2012-12-12 Multilayer printed wiring board Pending JP2014116541A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2012271300A JP2014116541A (en) 2012-12-12 2012-12-12 Multilayer printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012271300A JP2014116541A (en) 2012-12-12 2012-12-12 Multilayer printed wiring board

Publications (1)

Publication Number Publication Date
JP2014116541A true JP2014116541A (en) 2014-06-26

Family

ID=51172225

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012271300A Pending JP2014116541A (en) 2012-12-12 2012-12-12 Multilayer printed wiring board

Country Status (1)

Country Link
JP (1) JP2014116541A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017183638A (en) * 2016-03-31 2017-10-05 Ritaエレクトロニクス株式会社 Multilayer printed wiring board
US11019719B2 (en) 2019-08-06 2021-05-25 Canon Kabushiki Kaisha Printed circuit board, printed wiring board, and electronic device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017183638A (en) * 2016-03-31 2017-10-05 Ritaエレクトロニクス株式会社 Multilayer printed wiring board
US11019719B2 (en) 2019-08-06 2021-05-25 Canon Kabushiki Kaisha Printed circuit board, printed wiring board, and electronic device

Similar Documents

Publication Publication Date Title
JP5003359B2 (en) Printed wiring board
US8030580B2 (en) Printed wiring board and electronic apparatus including same
JP2011113575A (en) Flexible printed board and electric apparatus and optical disk drive using the same
JP6388667B2 (en) Apparatus and method for transmitting differential data signals
JP2008170441A (en) High-frequency probe and probe card
US20080082950A1 (en) Differential pair connection arrangement, and method and computer program product for making same
US9980370B2 (en) Printed circuit board having a circular signal pad surrounded by a ground pad and at least one recess section disposed therebetween
US9804195B2 (en) HF measuring probe contacting assembly
JP6281151B2 (en) Electrical connection interface for connecting electrical leads for high-speed data transmission
JP2014116541A (en) Multilayer printed wiring board
JP5609451B2 (en) Connector, optical transmission device and connector connection method
JP2009294064A (en) High frequency measuring probe
JP2020085695A (en) Probe device, electricity inspection device, and method for inspecting electricity
JP2012043521A (en) Optical disk drive
US9823284B2 (en) Ultra-wide band measurement bridge
JP2019530131A (en) Connector for connecting optical fiber and conductor
JP2013149791A (en) Printed circuit board and printed circuit board device
JP5218030B2 (en) Transmission line with observation pad and transmission method
JP4748376B2 (en) Coaxial cable and transmission circuit using the same
US8466704B1 (en) Probe cards with minimized cross-talk
JP4956057B2 (en) Differential impedance matching printed wiring board
CN114137332A (en) Signal testing apparatus, signal testing method, computer device, and storage medium
JP2015059838A (en) Wiring current detection structure
TW201522974A (en) Detection fixture
CN104020364B (en) Common mode current noise field detecting device

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20140520

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140829