JP2010205974A - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
JP2010205974A
JP2010205974A JP2009050541A JP2009050541A JP2010205974A JP 2010205974 A JP2010205974 A JP 2010205974A JP 2009050541 A JP2009050541 A JP 2009050541A JP 2009050541 A JP2009050541 A JP 2009050541A JP 2010205974 A JP2010205974 A JP 2010205974A
Authority
JP
Japan
Prior art keywords
phase
wire
bonding
bonding pad
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2009050541A
Other languages
Japanese (ja)
Inventor
Akira Maeda
晃 前田
Akira Yamada
朗 山田
Yasunori Takada
泰紀 高田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Renesas Electronics Corp
Original Assignee
Mitsubishi Electric Corp
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp, Renesas Electronics Corp filed Critical Mitsubishi Electric Corp
Priority to JP2009050541A priority Critical patent/JP2010205974A/en
Publication of JP2010205974A publication Critical patent/JP2010205974A/en
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02123Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body inside the bonding area
    • H01L2224/02125Reinforcing structures
    • H01L2224/02126Collar structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/43Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554Coating
    • H01L2224/45565Single coating layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48617Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48624Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48639Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48644Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48839Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48844Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/7825Means for applying energy, e.g. heating means
    • H01L2224/783Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301Capillary
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85439Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00011Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01007Nitrogen [N]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01018Argon [Ar]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01027Cobalt [Co]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/207Diameter ranges
    • H01L2924/2076Diameter ranges equal to or larger than 100 microns

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a semiconductor device having a bonding pad which can be Cu wire bonded while suppressing occurrence of unbonded parts. <P>SOLUTION: The semiconductor device is provided with an active element and an electrode 1 which is electrically connected with the active element and contains aluminum as a major component. The uppermost side of the electrode 1 is covered with a layer 5 of a compound of aluminum with copper. In this manner, occurrence of unbonded parts can be suppressed even in the case of bonding using Cu wire, its resistance to heat and heat cycle is improved and it exhibits a high long-term reliability. <P>COPYRIGHT: (C)2010,JPO&INPIT

Description

この発明は、マイコンやパワートランジスタなど能動素子近傍にワイヤボンド用の電極が形成された半導体装置に関するものである。   The present invention relates to a semiconductor device in which an electrode for wire bonding is formed in the vicinity of an active element such as a microcomputer or a power transistor.

従来、半導体素子の電極と基板電極、または別の半導体素子の電極同士を電気的に繋ぐ方法として、Al(アルミニウム)、Au(金)、Cu(銅)などのワイヤボンドが用いられてきた。とくに狭いピッチの小パッドには、ワイヤ材の機械的性質などからAuワイヤが主流となっており、半導体素子側ボンディングパッドとしてAlを主成分とした電極層、基板側ボンディングパッドとしては、Ag(銀)めっきやAuめっき処理などが用いられていた。   Conventionally, wire bonds such as Al (aluminum), Au (gold), and Cu (copper) have been used as methods for electrically connecting electrodes of a semiconductor element and a substrate electrode or electrodes of another semiconductor element. In particular, Au wires are mainly used for small pads with a narrow pitch because of the mechanical properties of the wire material, etc., electrode layers mainly composed of Al as semiconductor element side bonding pads, and Ag ( Silver) plating or Au plating treatment has been used.

半導体装置のボンディングパッドとAuワイヤとの接合界面には、接合初期からAu−Al合金層が形成されることが知られており、熱によって拡散が進行するとともにその厚さを増したり、別の組成の合金層が生成したりして、それらの影響による拡散ボイドが発生することなどが知られている。これによりボンディング時の応力で層間膜が破壊したり、半導体素子のON/OFFによるヒートサイクルによる接合界面クラックや剥離を生じたりすることが懸念される。   It is known that an Au—Al alloy layer is formed at the bonding interface between the bonding pad and the Au wire of the semiconductor device from the beginning of bonding, and the diffusion proceeds with heat and the thickness thereof is increased. It is known that an alloy layer having a composition is generated and diffusion voids are generated due to the influence thereof. As a result, there is a concern that the interlayer film may be destroyed by the stress during bonding, or that the interface cracks or peels off due to the heat cycle caused by ON / OFF of the semiconductor element.

それを防止する方法として、Au合金ワイヤを用いる方法や、Cuを含有するAl合金層を主体とするボンディングパッドを形成する方法などが開示されている(たとえば、特許文献1および2参照)。   As a method for preventing this, a method using an Au alloy wire, a method of forming a bonding pad mainly composed of an Al alloy layer containing Cu, and the like are disclosed (for example, see Patent Documents 1 and 2).

特開2008−270371号公報(4頁)JP 2008-270371 A (page 4) 特開2001−7149号公報(3頁、図4)JP 2001-7149 A (page 3, FIG. 4)

しかしながら、Au合金ワイヤを用いる方法では、ワイヤが硬くなりすぎてボンディングパッドの表面を傷つけて未接合部が生じるという問題があった。また、Cuを含有するAl合金層を主体とするボンディングパッドを用いる方法では、Cuワイヤを用いた場合、Cuワイヤの表面が酸化しやすいことから、Al合金ボンディングパッドとCuワイヤとの接合界面に除去できない酸化膜(酸化物)を巻き込み、未接合部が生じることが問題であった。   However, the method using an Au alloy wire has a problem that the wire becomes too hard and damages the surface of the bonding pad, resulting in an unjoined portion. In the method using a bonding pad mainly composed of an Al alloy layer containing Cu, when the Cu wire is used, the surface of the Cu wire is likely to be oxidized. Therefore, the bonding interface between the Al alloy bonding pad and the Cu wire is used. The problem is that an oxide film (oxide) that cannot be removed is involved and an unjoined part is formed.

この発明は、上述のような課題を解決するためになされたものであり、その意図するところは、未接合部が生じることを抑制した、Cuワイヤボンドが可能なボンディングパッドを有する半導体装置を得るものである。   The present invention has been made to solve the above-described problems, and the intent thereof is to obtain a semiconductor device having a bonding pad capable of Cu wire bonding, in which unbonded portions are suppressed. Is.

この発明に係る半導体装置においては、能動素子と、この能動素子と電気的に接続されたアルミニウムを主成分とする電極とを備え、電極の最表面をアルミニウムと銅との化合物層で被覆したものである。   The semiconductor device according to the present invention comprises an active element and an electrode mainly composed of aluminum electrically connected to the active element, and the outermost surface of the electrode is covered with a compound layer of aluminum and copper It is.

この発明は、アルミニウムを主成分とする電極の最表面があらかじめアルミニウムと銅との化合物層で被覆されているので、Cuワイヤを用いたボンディングでも未接合部が生じることを抑制することができる。その結果、耐熱性、耐ヒートサイクル性が向上し、長期信頼性の高い半導体装置が得られる。   According to the present invention, since the outermost surface of the electrode mainly composed of aluminum is previously coated with a compound layer of aluminum and copper, it is possible to suppress the occurrence of an unjoined portion even in bonding using a Cu wire. As a result, heat resistance and heat cycle resistance are improved, and a semiconductor device with high long-term reliability can be obtained.

この発明の実施の形態1における半導体装置の模式図である。1 is a schematic diagram of a semiconductor device according to a first embodiment of the present invention. この発明の実施の形態1における半導体装置の接合部の模式図である。It is a schematic diagram of the junction part of the semiconductor device in Embodiment 1 of this invention.

以下、本発明の実施の形態について図に基づいて説明する。
(実施の形態1)
図1は、この発明を実施するための実施の形態1における半導体装置の模式図である。まず始めに、本実施の形態における、半導体装置へのワイヤボンディングの概略を説明する。
Hereinafter, embodiments of the present invention will be described with reference to the drawings.
(Embodiment 1)
FIG. 1 is a schematic diagram of a semiconductor device according to a first embodiment for carrying out the present invention. First, an outline of wire bonding to a semiconductor device in this embodiment will be described.

図1において、Alボンディングパッド1を有する半導体素子2を用意する。この半導体素子2は、半導体基板と、その半導体基板に形成された能動素子(図示せず)とを含んでいる。この能動素子は、たとえばマイコン、パワートランジスタなどを構成する素子である。   In FIG. 1, a semiconductor element 2 having an Al bonding pad 1 is prepared. The semiconductor element 2 includes a semiconductor substrate and an active element (not shown) formed on the semiconductor substrate. This active element is an element constituting, for example, a microcomputer, a power transistor or the like.

半導体素子2のボンディングパッド1は、上記の能動素子と電気的に接続されている。このボンディングパッド1は、Al配線3の一部を、ポリイミドなどのレジスト4などでパターニングすることによって得られる。さらにこのボンディングパッド1の表面にスパッタ装置などを用いて、ボンディングパッド1の表面に約100nmのCu層を形成する。この後、高真空または窒素や水素、またはこれらの混合ガス雰囲気などの酸化しにくい環境の下で、120℃以上で加熱することにより、ボンディングパッド1の最表面にCu−Al化合物層5を形成する。ここで、熱処理温度は、CuとAlが相互拡散する温度であればよく、作業性と部品の耐熱温度とからは、200℃〜450℃であることが望ましい。また熱処理が不足してCuが残存した場合は、逆スパッタ、アルゴンプラズマなどで最表層のCuの部分を除去して、その下のCu−Al化合物層5を表面に露出させることが望ましい。   The bonding pad 1 of the semiconductor element 2 is electrically connected to the active element. The bonding pad 1 is obtained by patterning a part of the Al wiring 3 with a resist 4 such as polyimide. Further, a Cu layer of about 100 nm is formed on the surface of the bonding pad 1 by using a sputtering apparatus or the like on the surface of the bonding pad 1. Thereafter, the Cu—Al compound layer 5 is formed on the outermost surface of the bonding pad 1 by heating at 120 ° C. or higher in an environment where oxidation is difficult such as high vacuum or nitrogen, hydrogen, or a mixed gas atmosphere thereof. To do. Here, the heat treatment temperature may be any temperature at which Cu and Al diffuse together, and is preferably 200 ° C. to 450 ° C. from the viewpoint of workability and heat resistant temperature of parts. If Cu remains due to insufficient heat treatment, it is desirable to remove the Cu portion of the outermost layer by reverse sputtering, argon plasma or the like, and expose the Cu—Al compound layer 5 below the surface.

これにより、Alを主成分とする電極(Al配線3)の最表面がCu−Al化合物層5で被覆された構成が得られる。   Thereby, the structure by which the outermost surface of the electrode (Al wiring 3) which has Al as a main component was coat | covered with the Cu-Al compound layer 5 is obtained.

図2は、本実施の形態における、半導体装置のボンディングパッドへCuワイヤを接合するときの模式図である。図2において、Cuワイヤ6の接合部に加熱溶融によってボール部7を形成し、ボンディングパッド1の最表面に形成されたCu−Al化合物層5に接触させる。次にワイヤボール部7にワイヤボンド装置のツール8を接触されて、荷重と超音波振動とを付加することにより、Cuワイヤ6とボンディングパッド1とを接合する。   FIG. 2 is a schematic diagram when a Cu wire is bonded to a bonding pad of a semiconductor device in the present embodiment. In FIG. 2, a ball portion 7 is formed by heating and melting at the joint portion of the Cu wire 6 and is brought into contact with the Cu—Al compound layer 5 formed on the outermost surface of the bonding pad 1. Next, a tool 8 of a wire bonding apparatus is brought into contact with the wire ball portion 7 and a load and ultrasonic vibration are applied to bond the Cu wire 6 and the bonding pad 1 together.

本実施の形態における半導体装置において、ワイヤボンディングの方法を以下においてさらに詳細に説明する。   In the semiconductor device according to the present embodiment, the wire bonding method will be described in more detail below.

Cuワイヤ6として、たとえば直径φ0.25mmでCuの純度99.99%の、田中電子工業株式会社製のTPCWを用意した。また、半導体素子2として、日立超LSI株式会社製のTEG(Test Element Group)チップを用意した。TEGチップの仕様は、150μmピッチでφ70μm開口のDaisyパターンを有する10mm□×t0.25mmのチップで、ボンディングパッドは、SiO2/TiN/Al−Si=150nm/150nm/1μm)とした。 As the Cu wire 6, for example, TPCW manufactured by Tanaka Electronics Co., Ltd., having a diameter of 0.25 mm and a Cu purity of 99.99% was prepared. As the semiconductor element 2, a TEG (Test Element Group) chip manufactured by Hitachi Ultra LSI Co., Ltd. was prepared. The specification of the TEG chip was a 10 mm □ × t 0.25 mm chip having a Daisy pattern with an opening of φ70 μm at a pitch of 150 μm, and bonding pads were SiO 2 / TiN / Al—Si = 150 nm / 150 nm / 1 μm).

また、Cuフレームとして、厚さ0.5mmの無酸素銅に、Agめっきを5μm施したものを用意した。このCuフレーム表面にSn−3Ag−0.5Cuはんだペーストを12mm□開口を有する厚さ0.2mmのステンレスマスクで印刷し、ホットプレート加熱により半導体チップをダイボンドした後にアセトン洗浄した。このアセトン洗浄後のサンプルを、半導体チップサンプルと称することにする。   In addition, a Cu frame prepared by applying 5 μm of Ag plating to oxygen-free copper having a thickness of 0.5 mm was prepared. An Sn-3Ag-0.5Cu solder paste was printed on the surface of the Cu frame with a stainless steel mask having a thickness of 12 mm and having a thickness of 0.2 mm, and the semiconductor chip was die-bonded by hot plate heating and then washed with acetone. The sample after the acetone cleaning will be referred to as a semiconductor chip sample.

次に、上記半導体チップに、150μmピッチでφ75μmの開口パターンを有する厚さ100μmのステンレスマスクをボンディングパッドとマスクの開口が合うように載せ、簡易スパッタ装置でAl−0.5wt%Cu合金ボンディングパッドの表面に100nm狙いでCu膜を成膜した。その後、真空アニール炉で10-4Paの条件下で、450℃×5時間の熱処理を行った。その後、半導体チップボンディングパッド部を樹脂で埋め込み、その後に断面研磨を行い、電子顕微鏡およびEPMA(Electron Probe Micro Analyzer)で半導体チップボンディングパッド部の断面解析を行ったところ、Cu膜は残存せず、すべてCu−Al化合物になっていた。その拡散層のCuとAlとの比率を波長分散型特性X線で5箇所同定したところ、ほぼすべての点でCuとAlとの原子数比が3:7になっており、これと2元系状態図とから、ボンディングパッド表面が、ほぼすべてθ相(Cu3Al7)であると推定された。 Next, a stainless steel mask having a thickness of 100 μm having an opening pattern of φ75 μm at a pitch of 150 μm is placed on the semiconductor chip so that the bonding pad and the mask are aligned with each other. A Cu film was formed on the surface of the substrate with an aim of 100 nm. Thereafter, heat treatment was performed at 450 ° C. for 5 hours in a vacuum annealing furnace under the condition of 10 −4 Pa. Thereafter, the semiconductor chip bonding pad portion was embedded with resin, and then the cross-sectional polishing was performed. When the cross-sectional analysis of the semiconductor chip bonding pad portion was performed with an electron microscope and EPMA (Electron Probe Micro Analyzer), the Cu film did not remain, All were Cu-Al compounds. When the ratio of Cu to Al in the diffusion layer was identified at five locations by wavelength dispersion type characteristic X-rays, the atomic ratio of Cu to Al was 3: 7 at almost all points. From the system phase diagram, it was estimated that the bonding pad surface was almost entirely the θ phase (Cu 3 Al 7 ).

次に、半導体チップサンプルの半導体チップのボンディングパッドに、前記Cuワイヤをボンディングする手段として、たとえば株式会社カイジョーの、フルオートワイヤボンダFB−880を使うことができる。このフリップチップボンダに、前記半導体チップサンプルを載せ、前記Cuワイヤをセットし、4体積%水素と窒素との混合ガスを5L/minでワークとワイヤ近傍に吹き付けながら、ワイヤ長6mm、ループ高さ100μmの設定で、ボンディング後ピンセットで破壊したときにボールハガレが生じない程度に良好な接合が得られるように超音波パワー(US)つまみと荷重(F)つまみを合わせ、時間に対して瞬時にフルパワーとし、フルオートで接合することにした。このときのボンディング温度を200℃とした。   Next, as a means for bonding the Cu wire to the bonding pad of the semiconductor chip of the semiconductor chip sample, for example, a full auto wire bonder FB-880 manufactured by Kaijo Corporation can be used. The semiconductor chip sample is placed on this flip chip bonder, the Cu wire is set, and a mixed gas of 4% by volume hydrogen and nitrogen is sprayed near the workpiece and the wire at a rate of 5 L / min. At a setting of 100 μm, the ultrasonic power (US) knob and the load (F) knob are aligned so that a good bond is obtained to the extent that ball peeling does not occur when broken with tweezers after bonding. We decided to join it with power and full auto. The bonding temperature at this time was 200 ° C.

このようにして作製した半導体装置において、スパッタ装置で形成するCu膜の厚さを変化させたサンプルを作製した(実施例1〜5)。また、比較として、Cu膜を成膜していない半導体装置も作製した(比較例1)。これらの半導体装置のボンディング部において、シェアテスタを用いてシェア強度を測定し、シェア破断後の破断モードを光学顕微鏡で同定した。なお、シェア強度は、ワイヤボンド後(初期強度)、高温保持後(200℃×1000時間後)、およびヒートサイクル後(−50℃と150℃の環境温度の繰り返し1500サイクル後)に測定を行った。なお、シェア強度は、ワイヤ10本について実施し、その平均強度によって評価を行った。   In the semiconductor device manufactured as described above, samples in which the thickness of the Cu film formed by the sputtering apparatus was changed were prepared (Examples 1 to 5). For comparison, a semiconductor device in which no Cu film was formed was also manufactured (Comparative Example 1). In the bonding portion of these semiconductor devices, the shear strength was measured using a shear tester, and the fracture mode after shear fracture was identified with an optical microscope. The shear strength was measured after wire bonding (initial strength), after holding at high temperature (after 200 ° C x 1000 hours), and after heat cycle (after 1500 cycles of -50 ° C and 150 ° C environmental temperatures). It was. In addition, the shear strength was implemented about 10 wires and evaluated by the average strength.

表1は、本実施の形態におけるCu膜の厚さとシェア強度とを示したものである。   Table 1 shows the thickness and shear strength of the Cu film in the present embodiment.

Figure 2010205974
Figure 2010205974

表1より、本実施の形態における実施例1〜5のように、ボンディングパッドの表面にCuを100〜500nm成膜した後に熱処理によりCu−Al化合物層5を形成させたものは、高温保持後やヒートサイクル後もシェア強度低下は見られないが、未処理のボンディングパッドにCuワイヤボンディングしたサンプルは、著しく強度が低下した。   From Table 1, as in Examples 1 to 5 in the present embodiment, Cu-Al compound layer 5 is formed by heat treatment after Cu is deposited to a thickness of 100 to 500 nm on the surface of the bonding pad. No decrease in shear strength was observed even after heat cycling, but the sample with Cu wire bonded to an untreated bonding pad significantly decreased in strength.

このように、Cu−Al化合物層5を形成してワイヤボンディングを行った場合に高温保持後やヒートサイクル後もシェア強度が低下しない効果の次のように推定される。   Thus, when the Cu-Al compound layer 5 is formed and wire bonding is performed, it is estimated as follows of the effect that the shear strength does not decrease even after holding at a high temperature or after a heat cycle.

未処理のボンディングパッドの表面にワイヤボンド時に生成された拡散層は、高温保持やヒートサイクル処理によりボンディングパッドの面方向に拡散促進して拡大していく。このとき、未接合部は酸化膜および酸化物が取り残されるため、ボイドとなる。これが高温保持時の各部材の熱膨張係数差やヒートサイクルによりクラックの起点となったり、端部の未接合部から発生したクラックの促進パスとなったりして、接合界面にクラックが進展して、接合強度が著しく低下すると考えられる。   The diffusion layer generated at the time of wire bonding on the surface of the untreated bonding pad is diffused and expanded in the surface direction of the bonding pad by holding at a high temperature or heat cycle treatment. At this time, since the oxide film and the oxide are left behind in the unjoined portion, a void is formed. This is the starting point of cracks due to the difference in thermal expansion coefficient of each member during heat retention and the heat cycle, or it becomes a promotion path for cracks generated from the unjoined part at the end, and the crack propagates to the joining interface. It is considered that the bonding strength is remarkably reduced.

一方、本実施の形態のように、Cu−Al化合物層5を被覆したボンディングパッドの最表面は、基本的にθ相(Cu3Al7)を主相としたものであり、概ね同一の化合物層が形成されていると考えられる。ここで、主相とは、Cu−Al化合物層の全体積に対して、その相の割合が50体積%以上である場合のことを表す。このとき、ワイヤボンディング後の若干の未接合部はボイドになるが、未処理の場合と比べて非常に小さく、また少ない量と考えられ、これによって接合強度低下がほとんど見られないと考えられる。 On the other hand, as in the present embodiment, the outermost surface of the bonding pad coated with the Cu—Al compound layer 5 basically has a θ phase (Cu 3 Al 7 ) as the main phase, and is substantially the same compound. It is considered that a layer is formed. Here, the main phase represents a case where the ratio of the phase is 50% by volume or more with respect to the total volume of the Cu—Al compound layer. At this time, some unbonded portions after wire bonding become voids, but are considered to be much smaller and less in comparison with the untreated case, and it is considered that there is almost no decrease in bonding strength.

以上より、Cu−Al化合物層を表面被覆することにより、Cuワイヤボンド部の長期信頼性が著しく向上する効果がある。   From the above, there is an effect that the long-term reliability of the Cu wire bond portion is remarkably improved by covering the surface of the Cu—Al compound layer.

なお、スパッタ装置を用いてCu膜を成膜する前に、逆電極スパッタやアルゴンプラズマなどで、ボンディングパッド1の表面の酸化膜を除去する工程を行なうことによって、さらに接合信頼性を向上することができる。   In addition, before forming a Cu film using a sputtering apparatus, the bonding reliability is further improved by performing a process of removing the oxide film on the surface of the bonding pad 1 by reverse electrode sputtering or argon plasma. Can do.

(実施の形態2)
実施の形態1においては、ボンディングパッドの最表面は基本的にθ相(Cu3Al7)を主相とするCu−Al化合物層であったが、実施の形態2は、化合物層の結晶相と高温保持後のシェア強度との関係を調べたものである。
(Embodiment 2)
In the first embodiment, the outermost surface of the bonding pad is basically a Cu—Al compound layer having a θ phase (Cu 3 Al 7 ) as a main phase. However, in the second embodiment, the crystal phase of the compound layer is And the shear strength after holding at high temperature.

実施の形態1で説明したように、半導体チップボンディングパッド部を樹脂で埋め込み、その後に断面研磨を行い、電子顕微鏡およびEPMAで半導体チップボンディングパッド部の断面解析を行なうことで、Cu−Al化合物層の結晶相を推定できる。Al−Cu2元系状態図からは、Al−Cu化合物層は、θ相(Cu3Al7)、η2相(CuAl)、ξ2相(Cu55Al45)、δ相(Cu3Al2)、γ1相(Cu13Al7)、α2相(Cu4Al1)などが生成されることがわかっている。EPMAで定量分析を行い、CuとAlの原子数比に直して生成化合物の同定が可能である。 As described in the first embodiment, the semiconductor chip bonding pad portion is filled with resin, and then the cross-sectional polishing is performed, and the cross-sectional analysis of the semiconductor chip bonding pad portion is performed with an electron microscope and EPMA, whereby a Cu—Al compound layer is obtained. Can be estimated. From the Al—Cu binary phase diagram, the Al—Cu compound layer is composed of a θ phase (Cu 3 Al 7 ), a η2 phase (CuAl), a ξ2 phase (Cu 55 Al 45 ), a δ phase (Cu 3 Al 2 ), It is known that γ1 phase (Cu 13 Al 7 ), α2 phase (Cu 4 Al 1 ) and the like are generated. Quantitative analysis can be performed with EPMA, and the product compound can be identified by changing the atomic ratio of Cu and Al.

実施の形態1と同様な方法で、ボンディングパッドの表面に成膜するCu膜の狙い膜厚を1μmにしてCu膜を成膜した。次に、175℃のアルゴンガス中で15分、30分、1時間、10時間、100時間、240時間の熱処理を行い、ボンディングパッドからのAl拡散によるCu−Al化合物層の膜厚を変化させた。熱処理時間を長くするにしたがって、Cu−Al化合物層の膜厚は厚くなった。最後に、アルゴンガス雰囲気中での逆スパッタにより、表面に残存するCu膜を除去してCu−Al化合物層を露出させた本実施の形態のサンプルを作製した(実施例6〜11)。   In the same manner as in the first embodiment, a Cu film was formed with a target film thickness of 1 μm formed on the surface of the bonding pad. Next, heat treatment is performed for 15 minutes, 30 minutes, 1 hour, 10 hours, 100 hours, and 240 hours in argon gas at 175 ° C., and the film thickness of the Cu—Al compound layer is changed by Al diffusion from the bonding pad. It was. As the heat treatment time was increased, the film thickness of the Cu—Al compound layer was increased. Finally, samples of the present embodiment in which the Cu film remaining on the surface was removed and the Cu—Al compound layer was exposed were produced by reverse sputtering in an argon gas atmosphere (Examples 6 to 11).

表面に露出したCu−Al化合物層をEPMA同定し、表面側からδ相、ξ1相、η2相、θ相の厚さを調べた。これに実施の形態1と同様のCuワイヤを、同様の条件でワイヤボンドを行い、初期と200℃×1000時間の高温保持後とに、EPMAで化合物層を同定して5点平均厚さを測定した。同様なサンプルを別に作製して、ワイヤボンド部のシェアテストを実施した。   The Cu—Al compound layer exposed on the surface was identified by EPMA, and the thickness of the δ phase, ξ1 phase, η2 phase, and θ phase was examined from the surface side. For this, the same Cu wire as in the first embodiment was wire-bonded under the same conditions, and the compound layer was identified by EPMA at the initial stage and after holding at a high temperature of 200 ° C. × 1000 hours, and the five-point average thickness was determined. It was measured. A similar sample was prepared separately and a wire bond portion shear test was performed.

表2は、本実施の形態におけるCu−Al化合物層の結晶相と初期および高温保持後のシェア強度との関係を示したものである。   Table 2 shows the relationship between the crystal phase of the Cu—Al compound layer and the shear strength at the initial stage and after holding at high temperature in the present embodiment.

Figure 2010205974
Figure 2010205974

表2から、初期にγ1相が検出されない実施例6〜10では、初期のシェア強度が18gf以上であるが、γ1相が検出される実施例11では、初期のシェア強度は若干低下する。一方、高温保持後にγ1相が検出された実施例8〜11では、γ1相の厚さにしたがってシェア強度が低下していることがわかる。   From Table 2, in Examples 6 to 10 in which the γ1 phase is not initially detected, the initial shear strength is 18 gf or more, but in Example 11 in which the γ1 phase is detected, the initial shear strength is slightly reduced. On the other hand, in Examples 8 to 11 in which the γ1 phase was detected after holding at a high temperature, it can be seen that the shear strength decreased according to the thickness of the γ1 phase.

Cu−Al化合物層は、表面に成膜するCuが薄い場合は、すべて拡散してもθ相以外の化合物は形成されないが、膜厚が1000nmを超える場合には、Cuの拡散が進行すると共に、Cuワイヤからボンディングパッド側に向かってθ相(Cu3Al7)からη2相(CuAl)、ξ2相(Cu55Al45)、δ相(Cu3Al2)、γ1相(Cu13Al7)、α2相(Cu4Al1)の順に別の相が新たに析出すると共に、その厚さを増していくと考えられる。このうち、θ相からδ相までは、顕著な強度低下は生じないが、γ1相とδ相との間で顕著な拡散ボイドが生じるため、接合面積が低下することが考えられる。このため、シェア強度が低下すると考えられる。実際に、高温保持後の実施例8〜12では、電子顕微鏡観察でボイドがこの位置に観察されるとともに、シェアテストによる破断位置も、γ1相とδ相との界面近傍となっていた。 When the Cu film formed on the surface of the Cu—Al compound layer is thin, no compound other than the θ phase is formed even if it is diffused. However, when the film thickness exceeds 1000 nm, the diffusion of Cu proceeds. From the Cu wire to the bonding pad side, the θ phase (Cu 3 Al 7 ) to the η 2 phase (CuAl), ξ 2 phase (Cu 55 Al 45 ), δ phase (Cu 3 Al 2 ), γ 1 phase (Cu 13 Al 7 ), Α2 phase (Cu 4 Al 1 ), and another phase is newly deposited, and the thickness thereof is considered to increase. Among these, from the θ phase to the δ phase, no significant decrease in strength occurs, but since a significant diffusion void occurs between the γ1 phase and the δ phase, it is considered that the bonding area decreases. For this reason, it is considered that the share strength decreases. Actually, in Examples 8 to 12 after holding at high temperature, a void was observed at this position by electron microscope observation, and the fracture position by the shear test was also near the interface between the γ1 phase and the δ phase.

これら高温保持による接合信頼性は、実際の半導体装置の動作条件よりも過負荷で行っているが、ボンディング前の初期接合状態においては、θ相が主相であること、通常のワイヤボンディング部では、θ相しか検出されないこと、ヒートサイクル後も、実施の形態1においてはθ相しか認められなかったことから、θ相を主相にしたCu−Al化合物層の被覆を行うことにより、接合信頼性がさらに高めることができる。   The bonding reliability by maintaining these high temperatures is overloaded compared with the operating conditions of the actual semiconductor device. However, in the initial bonding state before bonding, the θ phase is the main phase. Since only the θ phase is detected, and only the θ phase is recognized in the first embodiment even after the heat cycle, the bonding reliability can be obtained by covering the Cu—Al compound layer with the θ phase as the main phase. The sex can be further enhanced.

なお、本実施の形態においては、アルミニウムを主成分とする電極として、Al配線を用いたが、純Al以外の電極として、99.5Al−0.5Cu、99.0Al−1.0Cu、99.5Al−0.5Si、99・0Al−1.0Si、99.0Al−0.5Si−0.5Cu(wt%)などのような配線を用いても同様の効果が得られる。   In this embodiment, Al wiring is used as an electrode containing aluminum as a main component. However, as electrodes other than pure Al, 99.5Al-0.5Cu, 99.0Al-1.0Cu, 99. The same effect can be obtained even when wiring such as 5Al-0.5Si, 9 · 0Al-1.0Si, 99.0Al-0.5Si-0.5Cu (wt%) is used.

また、本実施の形態においては、ワイヤ材料として純銅を用いたが、99.5Cu−0.5Pd,99.0Cu−1.0Pd、99.5Cu−0.5Pt、99.0Cu−1.0PtなどのCuを主成分とした合金ワイヤや、Pdなどの貴金属めっきを施したCuを主成分とするワイヤを用いても同様な効果が得られる。   In this embodiment, pure copper is used as the wire material, but 99.5Cu-0.5Pd, 99.0Cu-1.0Pd, 99.5Cu-0.5Pt, 99.0Cu-1.0Pt, etc. Similar effects can be obtained by using an alloy wire mainly composed of Cu or a wire mainly composed of Cu plated with noble metal such as Pd.

今回開示された実施の形態はすべての点で例示であって制限的なものではないと考えられるべきである。本発明の範囲は上記した説明ではなくて特許請求の範囲によって示され、特許請求の範囲と均等の意味および範囲内でのすべての変更が含まれることが意図される。   The embodiment disclosed this time should be considered as illustrative in all points and not restrictive. The scope of the present invention is defined by the terms of the claims, rather than the description above, and is intended to include any modifications within the scope and meaning equivalent to the terms of the claims.

この発明は、マイコンやパワートランジスタなど能動素子近傍にワイヤボンド用の電極が形成された半導体装置に特に有利に適用され得る。   The present invention can be applied particularly advantageously to a semiconductor device in which an electrode for wire bonding is formed in the vicinity of an active element such as a microcomputer or a power transistor.

1 Alボンディングパッド、2 半導体素子、3 Al配線、4 レジスト、5 Cu−Al化合物層、6 Cuワイヤ、7 ボール部、8 ツール。   1 Al bonding pad, 2 semiconductor element, 3 Al wiring, 4 resist, 5 Cu-Al compound layer, 6 Cu wire, 7 ball part, 8 tool.

Claims (2)

能動素子と、この能動素子と電気的に接続されたアルミニウムを主成分とする電極とを備える半導体装置において、
前記電極の最表面がアルミニウムと銅との化合物層で被覆されていることを特徴とする半導体装置。
In a semiconductor device comprising an active element and an electrode mainly composed of aluminum electrically connected to the active element,
A semiconductor device, wherein the outermost surface of the electrode is covered with a compound layer of aluminum and copper.
アルミニウムと銅との化合物層が、θ相を主相とすることを特徴とする請求項1記載の半導体装置。   The semiconductor device according to claim 1, wherein the compound layer of aluminum and copper has a θ phase as a main phase.
JP2009050541A 2009-03-04 2009-03-04 Semiconductor device Withdrawn JP2010205974A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009050541A JP2010205974A (en) 2009-03-04 2009-03-04 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009050541A JP2010205974A (en) 2009-03-04 2009-03-04 Semiconductor device

Publications (1)

Publication Number Publication Date
JP2010205974A true JP2010205974A (en) 2010-09-16

Family

ID=42967177

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009050541A Withdrawn JP2010205974A (en) 2009-03-04 2009-03-04 Semiconductor device

Country Status (1)

Country Link
JP (1) JP2010205974A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013140745A1 (en) * 2012-03-22 2013-09-26 住友ベークライト株式会社 Semiconductor device and production method for same
JP2014187073A (en) * 2013-03-21 2014-10-02 Renesas Electronics Corp Semiconductor device and manufacturing method of the same

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013140745A1 (en) * 2012-03-22 2013-09-26 住友ベークライト株式会社 Semiconductor device and production method for same
KR20140138968A (en) * 2012-03-22 2014-12-04 스미또모 베이크라이트 가부시키가이샤 Semiconductor device and production method for same
CN104205314A (en) * 2012-03-22 2014-12-10 住友电木株式会社 Semiconductor device and production method for same
JPWO2013140745A1 (en) * 2012-03-22 2015-08-03 住友ベークライト株式会社 Semiconductor device and manufacturing method thereof
US9230892B2 (en) 2012-03-22 2016-01-05 Sumitomo Bakelite Co., Ltd. Semiconductor device and method of manufacturing the same
KR102078986B1 (en) 2012-03-22 2020-02-19 스미또모 베이크라이트 가부시키가이샤 Semiconductor device and method of manufacturing the same
JP2014187073A (en) * 2013-03-21 2014-10-02 Renesas Electronics Corp Semiconductor device and manufacturing method of the same
US9406628B2 (en) 2013-03-21 2016-08-02 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same
US9607956B2 (en) 2013-03-21 2017-03-28 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same

Similar Documents

Publication Publication Date Title
JP5160201B2 (en) Solder material and manufacturing method thereof, joined body and manufacturing method thereof, power semiconductor module and manufacturing method thereof
JP5968651B2 (en) Components for semiconductor manufacturing equipment
JP4766725B2 (en) Manufacturing method of electronic parts
JP6432466B2 (en) Bonded body, power module substrate with heat sink, heat sink, method for manufacturing bonded body, method for manufacturing power module substrate with heat sink, and method for manufacturing heat sink
JP5725060B2 (en) Bonded body, power module substrate, and power module substrate with heat sink
JP4700681B2 (en) Si circuit die, method of manufacturing Si circuit die, method of attaching Si circuit die to heat sink, circuit package and power module
JP6432465B2 (en) Bonded body, power module substrate with heat sink, heat sink, method for manufacturing bonded body, method for manufacturing power module substrate with heat sink, and method for manufacturing heat sink
JP5343069B2 (en) Bonding wire bonding structure
TW201347060A (en) Power semiconductor device, method of manufacturing the device and bonding wire
JP2010278164A (en) Semiconductor device and method of manufacturing the same
WO2021033421A1 (en) Copper/ceramic assembly, insulated circuit board, method for producing copper/ceramic assembly, and method for producing insulated circuit board
WO2012049893A1 (en) RECTANGULAR-SHAPED SILVER (Ag) CLAD STEEL-RIBBON FOR HIGH TEMPERATURE SEMICONDUCTOR DEVICE
WO2014027418A1 (en) Electronic component, and method for producing electronic component
WO2013018238A1 (en) Ball bonding wire
JP2009290007A (en) Jointed body, semiconductor device and method for manufacturing jointed body
TWI599664B (en) Metallic ribbon for power module packaging
JP5526336B2 (en) Solder layer, device bonding substrate using the same, and manufacturing method thereof
JP2010205974A (en) Semiconductor device
JP2009260191A (en) SOLDERING METHOD OF Pb-LESS SOLDER AND SOLDERED ARTICLE THEREOF
JP5955183B2 (en) Die bond bonding structure of semiconductor element and die bond bonding method of semiconductor element
JP2014022692A (en) Wire bonding structure and wire bonding method
JP4573167B2 (en) Brazing material sheet
JP2016042528A (en) Joined material, substrate for power module, substrate for heat sink-equipped power module, manufacturing method of joined material, manufacturing method of substrate for power module, and manufacturing method of substrate for heat sink-equipped power module
TWI429769B (en) Palladium mesh alloy wire without plating thereon and method manufacturing the same
WO2012005073A1 (en) Semiconductor device, semiconductor package, and method for producing each

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20120605