JP2009285510A5 - - Google Patents

Download PDF

Info

Publication number
JP2009285510A5
JP2009285510A5 JP2009211583A JP2009211583A JP2009285510A5 JP 2009285510 A5 JP2009285510 A5 JP 2009285510A5 JP 2009211583 A JP2009211583 A JP 2009211583A JP 2009211583 A JP2009211583 A JP 2009211583A JP 2009285510 A5 JP2009285510 A5 JP 2009285510A5
Authority
JP
Japan
Prior art keywords
signal
power
gaming machine
game
power failure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009211583A
Other languages
Japanese (ja)
Other versions
JP4748547B2 (en
JP2009285510A (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2009211583A priority Critical patent/JP4748547B2/en
Priority claimed from JP2009211583A external-priority patent/JP4748547B2/en
Publication of JP2009285510A publication Critical patent/JP2009285510A/en
Publication of JP2009285510A5 publication Critical patent/JP2009285510A5/ja
Application granted granted Critical
Publication of JP4748547B2 publication Critical patent/JP4748547B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Claims (1)

外部電源と遊技機との通電が遮断された状態が第1所定時間継続したときにその旨を示す第1信号を出力する停電検出部を備えており、その停電検出部で停電が検出されたときに所要の情報を保存すると共に、通電回復後にその保存した情報に基づいて遊技を再開する制御部を備えている遊技機において、
外部電源と遊技機との通電が遮断された状態が第1所定時間よりも短い第2所定時間継続したときに、前記制御部に向かって第2信号を出力する第2信号出力部がさらに設けられており、
前記制御部は、
外部電源からの通電が遮断されたときに、遊技処理を再開するための情報を保存する停電処理と、
外部電源からの通電が再開されたときに、停電処理により保存した情報に基づいて遊技処理を再開させる復電処理と、
遊技中に繰り返し実行されるループ処理と、
ループ処理の実行を中断して定時期毎に実行されるタイマ割込み処理と、
を実行するようプログラムされており、
前記タイマ割込み処理は、遊技処理を実行するための複数の処理から構成され、その複数の処理の中には遊技処理の時間を管理するためのタイマ更新処理が含まれており、
前記制御部は、さらに、第2信号出力部から第2信号が出力されているか否かを監視し、第2信号を受信しているときに停電フラグを更新し、第2信号を受信していないときに停電フラグをクリアし、停電フラグが更新されて所定値となっているとタイマ更新処理を実行せず、
前記第2信号出力部は、第2信号が出力されてから第1信号が出力される前に外部電源と遊技機との通電が回復したときは、通電遮断時からの経過時間が第1所定時間となる前に出力している第2信号をオフとすることを特徴とする遊技機。
A power failure detection unit is provided that outputs a first signal indicating that the external power source and the gaming machine have been de-energized for a first predetermined time, and a power failure is detected by the power failure detection unit. In a gaming machine having a control unit that sometimes saves the required information and restarts the game based on the saved information after the energization recovery,
There is further provided a second signal output unit that outputs a second signal toward the control unit when a state where the external power source and the gaming machine are disconnected is continued for a second predetermined time shorter than the first predetermined time. And
The controller is
When the power from the external power supply is cut off, a power outage process that stores information for resuming the game process,
When power from the external power supply is resumed, a power recovery process for resuming the game process based on the information stored by the power failure process,
Loop processing that is repeatedly executed during the game,
Timer interrupt processing that is executed at regular intervals by interrupting execution of loop processing,
Is programmed to run
The timer interrupt process is composed of a plurality of processes for executing a game process, and the plurality of processes includes a timer update process for managing the time of the game process,
The control unit further monitors whether the second signal is output from the second signal output unit, updates the power failure flag when receiving the second signal, and receives the second signal. When there is no power outage flag, the timer update process is not executed if the power outage flag is updated to the predetermined value.
When the energization between the external power source and the gaming machine is restored before the first signal is output after the second signal is output, the second signal output unit has a first predetermined time after the energization is cut off. A gaming machine characterized by turning off the second signal output before time is up .
JP2009211583A 2009-09-14 2009-09-14 Game machine Expired - Fee Related JP4748547B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009211583A JP4748547B2 (en) 2009-09-14 2009-09-14 Game machine

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009211583A JP4748547B2 (en) 2009-09-14 2009-09-14 Game machine

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2000236884A Division JP4419000B2 (en) 2000-08-04 2000-08-04 Game machine

Publications (3)

Publication Number Publication Date
JP2009285510A JP2009285510A (en) 2009-12-10
JP2009285510A5 true JP2009285510A5 (en) 2010-01-28
JP4748547B2 JP4748547B2 (en) 2011-08-17

Family

ID=41455265

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009211583A Expired - Fee Related JP4748547B2 (en) 2009-09-14 2009-09-14 Game machine

Country Status (1)

Country Link
JP (1) JP4748547B2 (en)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0671029A (en) * 1992-08-27 1994-03-15 Sophia Co Ltd Game machine
JP3766112B2 (en) * 1993-03-31 2006-04-12 株式会社ソフィア Game machine
JPH08229227A (en) * 1995-02-28 1996-09-10 Sankyo Kk Game machine
JP2810658B1 (en) * 1997-05-12 1998-10-15 好正 川村 Communication game system
JPH1151985A (en) * 1997-08-04 1999-02-26 Mitsubishi Electric Corp Power failure detecting device, and processor
JP3624342B2 (en) * 1999-09-13 2005-03-02 株式会社ソフィア Card game machine

Similar Documents

Publication Publication Date Title
JP2013202195A5 (en)
JP2016083264A5 (en)
JP2014021678A5 (en)
JP2006302059A5 (en)
JP2012257026A5 (en)
JP2013094359A5 (en)
JP2011028430A5 (en)
JP2013094360A5 (en)
JP2015049731A5 (en) Image processing apparatus, image processing apparatus control method, and program
JP2012243219A5 (en) Information processing apparatus and activation control method thereof
JP2013242680A5 (en)
JP2015057146A5 (en)
JP2013168028A5 (en) Information processing apparatus, control method therefor, and program
JP2015033576A5 (en)
JP2013041458A5 (en) Image forming apparatus, control method therefor, program, and storage medium
JP2013073318A5 (en)
JP2016197380A5 (en) Image forming apparatus, control method therefor, and program
JP2009285510A5 (en)
JP2008104468A5 (en)
JP2013212266A5 (en)
JP2013122673A5 (en)
JP2007289765A5 (en)
JP6270369B2 (en) Traffic signal controller, traffic signal device, display control device, and information display device
CN104503856A (en) Method and device for controlling embedded system
JP2015016139A5 (en)