JP2008261763A - Power conversion device - Google Patents

Power conversion device Download PDF

Info

Publication number
JP2008261763A
JP2008261763A JP2007105432A JP2007105432A JP2008261763A JP 2008261763 A JP2008261763 A JP 2008261763A JP 2007105432 A JP2007105432 A JP 2007105432A JP 2007105432 A JP2007105432 A JP 2007105432A JP 2008261763 A JP2008261763 A JP 2008261763A
Authority
JP
Japan
Prior art keywords
voltage
input
output
frequency
analog signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007105432A
Other languages
Japanese (ja)
Other versions
JP4801620B2 (en
Inventor
Masahiro Hiraga
平賀正宏
Naoki Takada
高田直樹
Hidenori Sugino
杉野英則
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Industrial Equipment Systems Co Ltd
Original Assignee
Hitachi Industrial Equipment Systems Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Industrial Equipment Systems Co Ltd filed Critical Hitachi Industrial Equipment Systems Co Ltd
Priority to JP2007105432A priority Critical patent/JP4801620B2/en
Publication of JP2008261763A publication Critical patent/JP2008261763A/en
Application granted granted Critical
Publication of JP4801620B2 publication Critical patent/JP4801620B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Measurement Of Current Or Voltage (AREA)
  • Inverter Devices (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a power conversion device allowing reduction of response time with a simple constitution, in order to eliminate the factor in elongating the period for detecting an analog quantity in detecting an analog input value using voltage frequency conversion and in degrading the response in a control system of the latter stage using the detected value. <P>SOLUTION: This power conversion device comprises a power conversion circuit having a regular conversion section, a smoothing section, and an inverse conversion section, a control section for controlling the inverse conversion section, and a voltage frequency conversion section 4 for converting the voltage variation of the input analog signal into frequency variation, and controls the output frequency with the output from the voltage frequency conversion section 4. The power conversion device also comprises a signal processing circuit 3 for converting the first analog signal Vin from the outside and outputting the second analog signal V1 to the voltage frequency conversion section 4. The signal processing circuit 3 outputs the lower limit voltage as the second analog signal V1 when the upper limit voltage of the first analog signal Vin is input, and outputs the upper limit voltage as the second analog signal V1 when the lower limit voltage of the first analog signal Vin is input. <P>COPYRIGHT: (C)2009,JPO&INPIT

Description

本発明は電力変換装置に関し、特にアナログ入力値の検出回路方式に関する技術である。   The present invention relates to a power converter, and more particularly to a technique related to an analog input value detection circuit system.

電力変換装置の出力周波数を可変制御する電力変換装置が知られており、特許文献1に開示がある。   A power converter that variably controls the output frequency of the power converter is known and disclosed in Patent Document 1.

特開昭61-293175号公報JP 61-293175 A

従来、図3に示すように基準電位をGND1とするアナログ入力端子INに入力された可変電圧信号Vinは、可変電圧信号Vinを入力電圧とし、任意に設定された電圧周波数変換関数F(V)によって定まる周波数のパルス信号F1を出力する電圧周波数変換部4を介し、その後、電気的絶縁部5によって基準電位をGND2としパルス信号F1と同じ周波数のパルス信号F2に変換し、次段のパルス計測部6に入力し、パルス計測部6では、入力されたパルス信号F2のパルス1周期時間T1を計測しアナログ量演算部7に出力する。アナログ量演算部7は、パルス1周期時間T1からパルス周波数を算出し、その算出されたパルス周波数をF(V)の逆関数によってアナログ量ANを算出するアナログ入力値検出方法が知られている。この時、電気的絶縁部5は無くても構わない。   Conventionally, a variable voltage signal Vin input to an analog input terminal IN having a reference potential GND1 as shown in FIG. 3 is an arbitrarily set voltage frequency conversion function F (V) using the variable voltage signal Vin as an input voltage. Through the voltage frequency conversion unit 4 that outputs a pulse signal F1 having a frequency determined by the above, and then the electrical insulation unit 5 converts the reference potential to GND2 and converts it to a pulse signal F2 having the same frequency as the pulse signal F1, thereby measuring the pulse at the next stage. The pulse measurement unit 6 measures the pulse 1 cycle time T1 of the input pulse signal F2 and outputs it to the analog amount calculation unit 7. There is known an analog input value detection method in which the analog amount calculation unit 7 calculates a pulse frequency from the pulse 1 cycle time T1, and calculates the analog amount AN by using the inverse function of F (V) for the calculated pulse frequency. . At this time, the electrical insulating portion 5 may be omitted.

可変電圧信号Vinとアナログ量ANの関係は、図4の様にある可変電圧信号Vinが電圧Vinrefと定まると、一義的にアナログ量ANがANrefとなる関係である。   The relationship between the variable voltage signal Vin and the analog amount AN is such that when the variable voltage signal Vin as shown in FIG. 4 is determined to be the voltage Vinref, the analog amount AN is uniquely ANref.

また、アナログ量ANを算出する際、F(V)の逆関数に任意の特性関数を乗じ、任意の特性を持たせることもできる。   Further, when calculating the analog quantity AN, the inverse function of F (V) can be multiplied by an arbitrary characteristic function to give an arbitrary characteristic.

尚、前述したパルス計測部6とアナログ量演算部7では、前述のパルス1周期時間T1を計測してパルス周波数を得る他に、所定時間内のパルス数を計測してパルス周波数を得る手段や、パルス信号のオン/オフ比率が既知の場合はその比率を計測してパルス周波数を得る手段等もある。また、パルス計測部6とアナログ量演算部7は破線部8の様にまとめて、マイコン内蔵のタイマ機能と演算機能で実現することができる。   In the pulse measuring unit 6 and the analog amount calculating unit 7 described above, a means for obtaining the pulse frequency by measuring the number of pulses within a predetermined time in addition to measuring the pulse one cycle time T1 and obtaining the pulse frequency, When the on / off ratio of the pulse signal is known, there are means for measuring the ratio and obtaining the pulse frequency. Further, the pulse measurement unit 6 and the analog amount calculation unit 7 can be realized together by a timer function and a calculation function built in the microcomputer as shown by a broken line portion 8.

ここで、電圧周波数変換部4において電圧周波数変換を行うにあたって、変換特性F(V)は図5に示す様な特性を提供する回路を構築できるICが一般に知られている。   Here, when performing voltage frequency conversion in the voltage frequency conversion unit 4, an IC that can construct a circuit that provides the conversion characteristic F (V) as shown in FIG. 5 is generally known.

この時、特性F(V)は、一般に(式2)で決まる特性が得られ、かつ、FrefとVrefが任意に設定可能であり、該ICメーカから該ICの使用方法や応用回路例などの開示資料がある。   At this time, the characteristic F (V) is generally determined by (Equation 2), and Fref and Vref can be arbitrarily set. From the IC manufacturer, how to use the IC, application circuit examples, etc. There are disclosure materials.

Figure 2008261763
この様にして得られたアナログ量ANは、可変電圧信号Vinに応じて変化するので、このアナログ量ANを用いれば、可変電圧信号Vinによる電力変換装置の出力を可変制御できる。
Figure 2008261763
Since the analog quantity AN obtained in this way changes in accordance with the variable voltage signal Vin, the output of the power conversion device using the variable voltage signal Vin can be variably controlled by using the analog quantity AN.

ここで、特性F(V)を提供する回路を構築できるICに供給される電源範囲は正電圧である。この為、特性F(V)の入力であるVの入力電圧範囲も正電圧に制限され、かつ、該ICの電源電圧範囲から決まる値で上限値が制限される。   Here, the power supply range supplied to the IC capable of constructing a circuit that provides the characteristic F (V) is a positive voltage. For this reason, the input voltage range of V, which is the input of the characteristic F (V), is also limited to a positive voltage, and the upper limit value is limited to a value determined from the power supply voltage range of the IC.

従って、電圧周波数変換部4に入力される可変電圧信号Vinの電圧範囲も同様に制限されることになり、可変電圧信号Vinに負電圧を利用できない問題がある。   Therefore, the voltage range of the variable voltage signal Vin input to the voltage frequency conversion unit 4 is similarly limited, and there is a problem that a negative voltage cannot be used for the variable voltage signal Vin.

特に、図3の様な形態において、回路初段部であるアナログ入力端子INが基準電位をGND1とする電源系統と、最終的に用いるアナログ量ANが基準電位をGND2とする電源系統を絶縁する必要があるシステムにおいて、小形で安価なシステムを構成したい場合、基準電位をGND1とする電源系統に負電源を設ける等によって、可変電圧信号Vinで負電圧を利用できる様にする手段もあるが、複数の電源を設けることが小形化、安価と云う目的に対して障害となっている。   In particular, in the configuration as shown in FIG. 3, it is necessary to insulate the power supply system in which the analog input terminal IN, which is the first stage of the circuit, has the reference potential GND1, and the power supply system in which the finally used analog amount AN has the reference potential GND2. When a small and inexpensive system is to be configured in a certain system, there is a means for making it possible to use a negative voltage with the variable voltage signal Vin by providing a negative power supply in a power supply system having a reference potential GND1. This is an obstacle to the purpose of miniaturization and low cost.

また、例えば、電圧周波数変換部4の出力であるパルス信号F1の周波数が0.1Hzとなる様な可変電圧信号Vinであった場合、パルス信号F1を電気的絶縁したパルス信号F2も0.1Hzとなる。   For example, when the variable voltage signal Vin is such that the frequency of the pulse signal F1 that is the output of the voltage frequency converter 4 is 0.1 Hz, the pulse signal F2 that is electrically insulated from the pulse signal F1 is also 0.1 Hz. It becomes.

パルス計測部6にパルス信号F2が入力されると、パルス計測部6はパルス信号F2のパルス1周期時間T1を計測することになるが、パルス信号F2の周波数が0.1Hzなので、計測結果となるT1はその逆数で決まる為10秒となる。これは、T1を得る為に10秒を要することを意味しており、T1を入力とするアナログ量演算部の出力であるアナログ量ANが算出されるまでの時間も同様に10秒を要することになる。   When the pulse signal F2 is input to the pulse measuring unit 6, the pulse measuring unit 6 measures the pulse 1 cycle time T1 of the pulse signal F2, but since the frequency of the pulse signal F2 is 0.1 Hz, T1 is 10 seconds because it is determined by the reciprocal thereof. This means that it takes 10 seconds to obtain T1, and similarly, it takes 10 seconds until the analog quantity AN, which is the output of the analog quantity calculation unit having T1 as an input, is calculated. become.

さて、ここでは、パルス信号F2の周波数が0.1Hzの場合を取り上げたが、原理的にパルス信号F2がどの周波数を取っても、その1周期の時間(T1)だけ検出に時間が掛かる。   Now, although the case where the frequency of the pulse signal F2 is 0.1 Hz is taken up here, in principle, it takes time to detect only one period (T1) regardless of the frequency of the pulse signal F2.

従って、図3のパルス計測部6を用いてT1を計測し、アナログ量演算部7によってアナログ量ANとして可変電圧信号Vinを求めるシステムでは、可変電圧信号Vinが低い程、パルス計測部6に入力されるパルス信号F2の周波数が低く、可変電圧信号Vinの入力電圧を求めるのに時間が掛かることになり、電力変換装置の出力を可変する制御応答が遅くなる等の問題がある。   Therefore, in the system in which T1 is measured using the pulse measuring unit 6 in FIG. 3 and the variable voltage signal Vin is obtained as the analog amount AN by the analog amount calculating unit 7, the lower the variable voltage signal Vin is input to the pulse measuring unit 6. The frequency of the pulse signal F2 generated is low, and it takes time to obtain the input voltage of the variable voltage signal Vin, and there is a problem that the control response for changing the output of the power converter becomes slow.

また、特性F(V)が(式2)の様に定まっているので、パルス信号F2の周波数が0Hzを取ることもあり、この時パルス信号F2の周波数の逆数で決まるT1が計測不能となってしまう為、任意の時間だけ待ってもパルス信号F2のパルス1周期時間T1が計測できなかった場合は計測を止めて、可変電圧信号Vinが0Vだと強制判定する手段を講じる必要が生じ、この任意の時間だけ待つ時間も制御応答が遅くなる等の要因となる。   In addition, since the characteristic F (V) is determined as in (Equation 2), the frequency of the pulse signal F2 may take 0 Hz, and at this time, T1 determined by the reciprocal of the frequency of the pulse signal F2 becomes impossible to measure. Therefore, if the pulse 1 cycle time T1 of the pulse signal F2 cannot be measured even after waiting for an arbitrary time, it is necessary to stop the measurement and take a means for forcibly determining that the variable voltage signal Vin is 0V. This waiting time for an arbitrary time also causes a delay in control response.

本発明は、これらの課題に鑑みてなされたものであり、簡素な構成で応答時間の改善を図った電力変換装置を提供することを目的としている。   The present invention has been made in view of these problems, and an object of the present invention is to provide a power conversion device that improves the response time with a simple configuration.

上記目的を達成するための本発明の第一の具体的態様は、交流電力を直流電力に変換する順変換部と、この順変換部の出力を平滑する平滑部と、この平滑部の出力を交流電力に変換する逆変換部と、この逆変換部を制御する制御部と、入力されたアナログ信号の電圧変化を周波数変化に変換する電圧周波数変換部とを備え、前記電圧周波数変換部からの出力が前記制御部に入力され、前記電圧周波数変換部からの出力によって出力周波数が制御される電力変換装置において、
前記電圧周波数変換部の前段に、外部からの第一のアナログ信号を変換して前記電圧周波数変換部へ第二のアナログ信号を出力する信号処理回路を有し、
前記信号処理回路は、前記第一のアナログ信号の上限電圧が入力されると、前記第二のアナログ信号として下限電圧を出力し、前記第一のアナログ信号の下限電圧が入力されると前記第二のアナログ信号として上限電圧を出力することを特徴としている。
In order to achieve the above object, a first specific aspect of the present invention includes a forward conversion unit that converts AC power into DC power, a smoothing unit that smoothes the output of the forward conversion unit, and an output of the smoothing unit. An inverse conversion unit for converting to AC power, a control unit for controlling the inverse conversion unit, and a voltage frequency conversion unit for converting a voltage change of the input analog signal into a frequency change, from the voltage frequency conversion unit In the power converter in which the output is input to the control unit, and the output frequency is controlled by the output from the voltage frequency conversion unit,
A signal processing circuit that converts the first analog signal from the outside and outputs the second analog signal to the voltage frequency conversion unit in the previous stage of the voltage frequency conversion unit,
When the upper limit voltage of the first analog signal is input, the signal processing circuit outputs a lower limit voltage as the second analog signal, and when the lower limit voltage of the first analog signal is input, the signal processing circuit An upper limit voltage is output as a second analog signal.

また、上記の態様を有するものにあっては、さらに、前記第一のアナログ信号の上限電圧が入力されると、前記出力周波数をゼロとすることを特徴としている。   In addition, the apparatus having the above aspect is characterized in that the output frequency is set to zero when the upper limit voltage of the first analog signal is input.

また、本発明の第二の具体的態様は、交流電力を直流電力に変換する順変換部と、この順変換部の出力を平滑する平滑部と、この平滑部の出力を交流電力に変換する逆変換部と、この逆変換部を制御する制御部と、入力されたアナログ信号の電圧変化を周波数変化に変換する電圧周波数変換部とを備え、前記電圧周波数変換部からの出力が前記制御部に入力され、前記電圧周波数変換部からの出力によって出力周波数が制御される電力変換装置において、
前記電圧周波数変換部の前段に信号処理回路を有し、
この信号処理回路は、この信号処理回路に入力されるアナログ信号の入力部が第1の抵抗器を介してオペアンプの負入力端子及び第2の抵抗器に接続され、第2の抵抗器の他端は前記オペアンプの出力に接続され、
直流電圧源と基準電位とは第3の抵抗器と第4の抵抗器で分圧され、この分圧された分圧電位は前記オペアンプの正入力端子から入力され、
前記信号処理回路からの出力が電圧周波数変換部にて処理された後の出力信号が、下記の特性を有することを特徴としている。
Moreover, the 2nd specific aspect of this invention is the forward conversion part which converts alternating current power into direct-current power, the smoothing part which smoothes the output of this forward conversion part, and the output of this smoothing part is converted into alternating current power. An inverse conversion unit; a control unit that controls the inverse conversion unit; and a voltage frequency conversion unit that converts a voltage change of the input analog signal into a frequency change, and an output from the voltage frequency conversion unit is the control unit In the power conversion device in which the output frequency is controlled by the output from the voltage frequency conversion unit,
A signal processing circuit is provided in the previous stage of the voltage frequency converter,
In this signal processing circuit, an input portion of an analog signal input to the signal processing circuit is connected to the negative input terminal of the operational amplifier and the second resistor through the first resistor. The end is connected to the output of the operational amplifier,
The DC voltage source and the reference potential are divided by the third resistor and the fourth resistor, and the divided potential is inputted from the positive input terminal of the operational amplifier.
The output signal after the output from the signal processing circuit is processed by the voltage frequency converter has the following characteristics.

Figure 2008261763
Figure 2008261763

本発明によれば、簡素な構成で応答時間の改善を図った電力変換装置を提供することができる。   ADVANTAGE OF THE INVENTION According to this invention, the power converter device which aimed at the improvement of response time with a simple structure can be provided.

本実施形態は、電力変換装置等のように、装置外部からのアナログ電圧入力による制御信号の取り込みを行う装置に関し、機能拡張、応答向上を提供する技術である。   The present embodiment relates to a device that takes in a control signal by analog voltage input from the outside of the device, such as a power conversion device, and is a technology that provides function expansion and improved response.

なお、以下の実施形態ではアナログ電圧入力値の検出方法について述べているが、外部装置からのアナログ入力がアナログ電流入力値によるものであっても応用が可能である。その際は、例えば、図1におけるアナログ入力端子INと変換回路3の間に電流を電圧に変換する為の抵抗器やオペアンプ等による変換回路を別途挿入し、図1の可変電圧信号Vinと等価となる変換を行った後に、本発明の実施形態に示される制御を適用することが可能である。   In the following embodiments, a method for detecting an analog voltage input value is described. However, the present invention can be applied even when an analog input from an external device is an analog current input value. In that case, for example, a conversion circuit such as a resistor or an operational amplifier for converting a current into a voltage is inserted between the analog input terminal IN and the conversion circuit 3 in FIG. 1 and is equivalent to the variable voltage signal Vin in FIG. It is possible to apply the control shown in the embodiment of the present invention after performing the conversion.

以下では、図面を用いて上記の課題を解決するための本発明の実施形態を説明する。   Hereinafter, embodiments of the present invention for solving the above-described problems will be described with reference to the drawings.

図1は、図3に対してアナログ入力端子INと電圧周波数変換部4の間に、信号処理回路として、可変電圧信号Vin(第一のアナログ信号)を電圧信号V1(第二のアナログ信号)に変換する変換回路部3を設けている。   FIG. 1 shows a variable voltage signal Vin (first analog signal) as a voltage signal V1 (second analog signal) as a signal processing circuit between the analog input terminal IN and the voltage frequency converter 4 with respect to FIG. There is provided a conversion circuit unit 3 for converting into

この変換回路部3は、オペアンプOP1、抵抗器R1、R2、R3、R4で構成される。変換回路部3の変換特性は(式3)となる。   The conversion circuit unit 3 includes an operational amplifier OP1 and resistors R1, R2, R3, and R4. The conversion characteristic of the conversion circuit unit 3 is (Equation 3).

Figure 2008261763
変換回路部3を導入することによって得られる可変電圧信号Vinとパルス信号F1の周波数F(Vin)の関係を、(式2)、(式3)から導出すると(式4)となる。
Figure 2008261763
When the relationship between the variable voltage signal Vin obtained by introducing the conversion circuit unit 3 and the frequency F (Vin) of the pulse signal F1 is derived from (Expression 2) and (Expression 3), (Expression 4) is obtained.

Figure 2008261763
この周波数F(Vin)は、パルス信号F1の周波数となり、電気的絶縁部5を介しパルス信号F2の周波数となる。
Figure 2008261763
This frequency F (Vin) becomes the frequency of the pulse signal F1 and becomes the frequency of the pulse signal F2 through the electrical insulating portion 5.

従来同様にして、パルス信号F2をパルス計測部6で計測すると、パルス信号F2の周波数F(Vin)のパルス1周期時間T1が得られる。アナログ量演算部7で、このT1の逆数を取りF(Vin)を算出し、アナログ入力端子INの点からパルス計測部6の入力点までの特性関数(式4)の逆関数を用いることによって、可変電圧信号Vinとアナログ量ANの関係が一義的に求まる。   When the pulse signal F2 is measured by the pulse measuring unit 6 in the same manner as in the prior art, a pulse one cycle time T1 of the frequency F (Vin) of the pulse signal F2 is obtained. The analog quantity calculation unit 7 calculates the F (Vin) by taking the reciprocal of this T1, and uses the inverse function of the characteristic function (Equation 4) from the point of the analog input terminal IN to the input point of the pulse measurement unit 6. The relationship between the variable voltage signal Vin and the analog quantity AN is uniquely determined.

この時、可変電圧信号Vinとパルス信号F1の周波数F(Vin)の関係は図2の様になる。   At this time, the relationship between the variable voltage signal Vin and the frequency F (Vin) of the pulse signal F1 is as shown in FIG.

F(Vin)は、図5のICが提供する特性から0以上の値となる。このことから、図2中の可変電圧信号VinがVa{F(Va)=0となる点}の時、可変電圧信号Vinの上限電圧となり、(式5)となる。   F (Vin) takes a value of 0 or more from the characteristics provided by the IC of FIG. From this, when the variable voltage signal Vin in FIG. 2 is Va {a point where F (Va) = 0}, the upper limit voltage of the variable voltage signal Vin is obtained, as shown in (Equation 5).

Figure 2008261763
可変電圧信号Vinが0の点でパルス信号の周波数F(0)は(式6)となる。
Figure 2008261763
When the variable voltage signal Vin is 0, the frequency F (0) of the pulse signal becomes (Expression 6).

Figure 2008261763
可変電圧信号Vinの下限電圧をVbとすると、Vbの点でのパルス信号の周波数F(Vb)は(式7)となる。
Figure 2008261763
Assuming that the lower limit voltage of the variable voltage signal Vin is Vb, the frequency F (Vb) of the pulse signal at the point of Vb is (Equation 7).

Figure 2008261763
この時、可変電圧信号Vinの下限電圧Vbは、図1中の変換回路部3の出力電圧信号V1の出力上限によって制限される。前述した様に、電圧信号V1は電圧周波数変換部4の入力電圧の為、図5の特性F(V)を提供可能とするICによって電圧信号V1の上限値が決まる。該ICはICメーカや回路電源電圧Vcc1等の設定によって変わってくるので、ここでは電圧信号V1の上限値をVcc1−Vlimと置く。ただし、一般に、Vcc1−Vlimは該ICの電源電圧Vcc1未満に指定されるので、Vlim>0を満足するものとする。
Figure 2008261763
At this time, the lower limit voltage Vb of the variable voltage signal Vin is limited by the output upper limit of the output voltage signal V1 of the conversion circuit unit 3 in FIG. As described above, since the voltage signal V1 is the input voltage of the voltage frequency converter 4, the upper limit value of the voltage signal V1 is determined by an IC that can provide the characteristic F (V) of FIG. Since the IC varies depending on the IC manufacturer, the circuit power supply voltage Vcc1, and the like, the upper limit value of the voltage signal V1 is set to Vcc1-Vlim here. However, in general, Vcc1−Vlim is specified to be less than the power supply voltage Vcc1 of the IC, so that Vlim> 0 is satisfied.

このVcc1−Vlimを(式3)に代入し、その時のVin、すなわちVbは(式8)となる。   This Vcc1-Vlim is substituted into (Expression 3), and Vin at that time, that is, Vb is expressed as (Expression 8).

Figure 2008261763
ここで、Vb<0となる様に抵抗器R1、R2、R3、R4の抵抗値、正の電源電圧Vcc1、Vlimの値を選定すれば、可変電圧信号Vinの下限電圧Vbが負の電圧を取ることが可能となる。
Figure 2008261763
Here, if the resistance values of the resistors R1, R2, R3, and R4 and the values of the positive power supply voltages Vcc1 and Vlim are selected so that Vb <0, the lower limit voltage Vb of the variable voltage signal Vin becomes a negative voltage. It becomes possible to take.

尚、可変電圧信号Vinが下限電圧Vbを取る時のパルス信号の周波数F(Vb)は、(式7)、(式8)から求まる(式9)となる。   The frequency F (Vb) of the pulse signal when the variable voltage signal Vin takes the lower limit voltage Vb is obtained from (Equation 7) and (Equation 8) (Equation 9).

Figure 2008261763
図1の構成の様に、基準電位をGND1とする回路部に供給する電源を単一の正電圧電源で構成しても、可変電圧信号Vinを正負の電圧範囲で扱える様になり、図2の特性F(Vin)を得ることができるようになる。
Figure 2008261763
As shown in FIG. 1, even if the power supplied to the circuit unit having the reference potential GND1 is constituted by a single positive voltage power supply, the variable voltage signal Vin can be handled in a positive and negative voltage range. Characteristic F (Vin) can be obtained.

また、可変電圧信号Vinの電圧が低くなる程、アナログ量ANを検出する為の時間が長くなり、電力変換装置の出力を可変する制御応答が遅くなる等の問題が解決できる。   Further, the lower the voltage of the variable voltage signal Vin, the longer the time for detecting the analog amount AN, and the problems such as the slower control response for changing the output of the power converter can be solved.

ただし、本実施形態の場合、可変電圧信号Vinの電圧が高くなる程、アナログ量ANを検出する為の時間が長くなり、制御応答が遅くなる等の問題が生じるが、可変電圧信号Vinの実使用範囲上限を(式5)から求まる値より十分に低く取り、制御応答遅れ等が生じない範囲で本実施形態の制御を利用すれば良い。   However, in the case of this embodiment, the higher the voltage of the variable voltage signal Vin, the longer the time for detecting the analog amount AN and the slower the control response, but the actual response of the variable voltage signal Vin. The upper limit of the use range may be set to be sufficiently lower than the value obtained from (Equation 5), and the control of this embodiment may be used within a range in which no control response delay or the like occurs.

更に、図1と図3を比較して分かる通り、従来の方式に対して、オペアンプOP1を1回路、抵抗器R1、R2、R3、R4と合計4素子の追加で構成することができる為、小形で安価なシステムを提供できる。   Further, as can be seen by comparing FIG. 1 and FIG. 3, compared to the conventional method, the operational amplifier OP1 can be configured by adding one circuit, resistors R1, R2, R3, R4 and a total of four elements. A small and inexpensive system can be provided.

具体的には、図1の形態、あるいは図1から電気的絶縁部5を省略した図6の形態が適している。図1の形態と図6の形態は、電力変換装置全体の絶縁形態に依存して適切な形態を選択して実施する。   Specifically, the form of FIG. 1 or the form of FIG. 6 in which the electrical insulating portion 5 is omitted from FIG. 1 is suitable. The form of FIG. 1 and the form of FIG. 6 are implemented by selecting an appropriate form depending on the insulation form of the entire power converter.

図1の実施形態のより具体的な回路図を図7に示す。   A more specific circuit diagram of the embodiment of FIG. 1 is shown in FIG.

基準電位がGND1の可変電圧信号Vinは変換回路部3に入力され、変換回路部3は可変電圧信号Vinに応じた電圧信号V1を出力し、電圧信号V1は電圧周波数変換部4に入力され、電圧周波数変換部4は電圧信号V1に応じた周波数のパルス信号F1を出力し、パルス信号F1は電気的絶縁部5に入力され、電気的絶縁部5は基準電位がGND2のパルス信号F1と同じ周波数のパルス信号F2を出力し、パルス信号F2はマイコン内蔵機能部8に入力される。   A variable voltage signal Vin having a reference potential GND1 is input to the conversion circuit unit 3, the conversion circuit unit 3 outputs a voltage signal V1 corresponding to the variable voltage signal Vin, and the voltage signal V1 is input to the voltage frequency conversion unit 4. The voltage frequency conversion unit 4 outputs a pulse signal F1 having a frequency corresponding to the voltage signal V1, the pulse signal F1 is input to the electrical insulation unit 5, and the electrical insulation unit 5 is the same as the pulse signal F1 whose reference potential is GND2. A frequency pulse signal F2 is output, and the pulse signal F2 is input to the microcomputer built-in function unit 8.

マイコン内蔵機能であるパルス計測部6、アナログ量演算部8では、まず、パルス計測部6でパルス信号F2のパルス1周期時間T1を計測し、計測したT1からアナログ量ANを算出している実施例である。   In the pulse measuring unit 6 and the analog amount calculating unit 8 which are functions built in the microcomputer, first, the pulse measuring unit 6 measures the pulse 1 cycle time T1 of the pulse signal F2, and calculates the analog amount AN from the measured T1. It is an example.

ここで、図7中の電圧周波数変換部4に用いているICは、Vinput端子に入力された電圧をFo端子にパルス信号として出力する。このICのVinput端子に入力された電圧をFo端子に任意の周波数のパルス信号に変換して出力する時の電圧周波数変換特性係数が、(式10)で定義されている為、電圧周波数変換部4の特性F(V)は(式11)となる。   Here, the IC used for the voltage frequency converter 4 in FIG. 7 outputs the voltage input to the Vinput terminal as a pulse signal to the Fo terminal. Since the voltage frequency conversion characteristic coefficient when the voltage input to the Vinput terminal of this IC is converted to a pulse signal of an arbitrary frequency and output to the Fo terminal is defined by (Equation 10), the voltage frequency conversion unit The characteristic F (V) of 4 is expressed by (Equation 11).

Figure 2008261763
Figure 2008261763

Figure 2008261763
また、同ICのVinput端子の入力上限電圧は(Vcc1−2)と定義されている為、電圧信号V1の上限電圧は(式12)となる。
Figure 2008261763
Further, since the input upper limit voltage of the Vinput terminal of the IC is defined as (Vcc1-2), the upper limit voltage of the voltage signal V1 is (Expression 12).

Figure 2008261763
図7中の基準電位がGND1の電源Vcc1を12V、基準電位がGND2の電源Vcc2を5V、抵抗器R1を22kΩ、抵抗器R2を10kΩ、抵抗器R3を22kΩ、抵抗器R4を10kΩとし、これら定数と(式11)の関係を(式4)に代入すると、可変電圧信号Vinとパルス信号F1の周波数F(Vin)の関係は(式13)となる。
Figure 2008261763
In FIG. 7, the power supply Vcc1 of the reference potential GND1 is 12V, the power supply Vcc2 of the reference potential GND2 is 5V, the resistor R1 is 22 kΩ, the resistor R2 is 10 kΩ, the resistor R3 is 22 kΩ, and the resistor R4 is 10 kΩ. If the relationship between the constant and (Equation 11) is substituted into (Equation 4), the relationship between the variable voltage signal Vin and the frequency F (Vin) of the pulse signal F1 becomes (Equation 13).

Figure 2008261763
ここで、抵抗器RSを10kΩ、抵抗器RBを100kΩ、抵抗器Roを10kΩ、コンデンサCoを0.001μFとし、(式13)に代入すると、パルス信号F1の周波数F(Vin)は(式14)となる。
Figure 2008261763
Here, when the resistor RS is 10 kΩ, the resistor RB is 100 kΩ, the resistor Ro is 10 kΩ, the capacitor Co is 0.001 μF, and is substituted into (Equation 13), the frequency F (Vin) of the pulse signal F1 is expressed by (Equation 14). )

Figure 2008261763
(式14)からF(Vin)が0となる点の可変電圧信号Vinの上限電圧Vaは、12Vになり、可変電圧信号Vinが0の点でパルス信号F1の周波数F(0)は約27.3kHzとなり、可変電圧信号Vinの下限電圧Vbは(式8)に各定数と(式12)を代入して求まり−10V、この時のパルス信号F1の周波数F(Vb)は50kHzとなる図2の特性が得られる。
Figure 2008261763
The upper limit voltage Va of the variable voltage signal Vin at which F (Vin) is 0 from (Equation 14) is 12V, and the frequency F (0) of the pulse signal F1 is about 27 when the variable voltage signal Vin is 0. .3 kHz, the lower limit voltage Vb of the variable voltage signal Vin is obtained by substituting each constant and (Equation 12) into (Equation 8), and is -10 V, and the frequency F (Vb) of the pulse signal F1 at this time is 50 kHz. Two characteristics are obtained.

ここで、可変電圧信号Vinが10Vを取る時のパルス信号F1の周波数F(10)は約4.6kHzである。パルス信号F1の周波数が伝達されたパルス信号F2をパルス計測部6で計測したパルス1周期時間T1は、F(10)の逆数で求まり、0.22ミリ秒となる。従って、アナログ量ANを得るまでに要する時間が0.22ミリ秒となり、一般的な電力変換装置の出力を可変制御する上で十分に短い時間の為、制御応答の遅れ等の問題を生じないと云える。   Here, the frequency F (10) of the pulse signal F1 when the variable voltage signal Vin takes 10V is about 4.6 kHz. The pulse 1 cycle time T1 obtained by measuring the pulse signal F2 transmitted with the frequency of the pulse signal F1 by the pulse measuring unit 6 is obtained by the reciprocal of F (10), and is 0.22 milliseconds. Therefore, the time required to obtain the analog quantity AN is 0.22 milliseconds, and the time is sufficiently short to variably control the output of a general power converter, so that problems such as delay in control response do not occur. It can be said.

故に、本実施例においては、ここで得られた特性を利用し、可変電圧信号Vinの実使用範囲を−10Vから+10Vの範囲と定めて適用することによって、基準電位をGND1とする回路部位に供給する電源が正電圧の単一電源であっても、可変電圧信号Vinが負電圧でも取り扱え、かつ、十分な制御応答を得ることができる。   Therefore, in the present embodiment, by utilizing the characteristics obtained here and defining the actual use range of the variable voltage signal Vin as a range from -10V to + 10V, it is applied to the circuit portion having the reference potential GND1. Even if the power source to be supplied is a single power source with a positive voltage, the variable voltage signal Vin can be handled even with a negative voltage, and a sufficient control response can be obtained.

本実施形態の代表的な構成図Typical configuration diagram of this embodiment 本実施形態により得られる電圧周波数変換特性図Voltage frequency conversion characteristic diagram obtained by this embodiment 従来技術による代表的な構成図Typical configuration diagram using conventional technology 従来技術により得られる入力出力特性図Input / output characteristics obtained by conventional technology 一般的な電圧周波数変換用ICの変換特性図Conversion characteristics diagram of general IC for voltage frequency conversion 本実施形態の変形例Modification of this embodiment 本実施形態の代表的な回路例Typical circuit example of this embodiment

符号の説明Explanation of symbols

1…Vin入力部、2…Vinの基準電位部、3…VinをV1に変換する変換回路部、4…電圧周波数変換部、5…電気的絶縁部、6…パルス計測部、7…アナログ量演算部、8…パルス計測部6・アナログ量演算部7の機能を持つマイコン内蔵機能の一部、9…(ICと同義)電圧周波数変換機能を有する一般のIC(VFコンバータ)、10…フォトカプラ、AN…アナログ量、ANref…任意かつ既知のアナログ量AN、CB…コンデンサ、Ci…コンデンサ、Co…IC(VFコンバータ)の特性を決めるコンデンサ及び静電容量値、F1…パルス信号、F2…パルス信号、Fo…IC(VFコンバータ)のパルス信号出力端子、F(V)…電圧周波数関数、Fref…電圧周波数変換部の任意の基準周波数値、GND1…基準電位1、GND2…基準電位2、IC…(9と同義)電圧周波数変換機能を有する一般のIC(VFコンバータ)、IN…アナログ入力端子、OP1…オペアンプ、R1…第1の抵抗器及び抵抗値、R2…第2の抵抗器及び抵抗値、R3…第3の抵抗器及び抵抗値、R4…第4の抵抗器及び抵抗値、R5…抵抗器、R6…抵抗器、RB…IC(VFコンバータ)の特性を決める抵抗器及び抵抗値、Ri…抵抗器、Ro…IC(VFコンバータ)の特性を決める抵抗器及び抵抗値、RS…IC(VFコンバータ)の特性を決める抵抗器及び抵抗値、T1…パルスの1周期時間、V…F(V)の引数、電圧周波数変換部4に入力されるアナログ電圧値、V1…変換回路部3の出力、電圧周波数変換部4に入力されるアナログ電圧値、Va…Vinの有効範囲上限値、Vb…Vinの有効範囲下限値、Vcc1…基準電位をGND1とする直流電圧源及び電圧値、Vcc2…基準電位をGND2とする直流電圧源及び電圧値、Vin…可変電圧信号、Vinput…IC(VFコンバータ)の電圧入力端子、Vinref…任意かつ既知の可変電圧信号Vinの値、Vlim…IC(VFコンバータ)によって決まるVinの許容入力上限値、Vref…電圧周波数変換部4の任意の基準電圧値。   DESCRIPTION OF SYMBOLS 1 ... Vin input part, 2 ... Reference potential part of Vin, 3 ... Conversion circuit part which converts Vin into V1, 4 ... Voltage frequency conversion part, 5 ... Electrical insulation part, 6 ... Pulse measurement part, 7 ... Analog quantity Calculation unit, 8 ... Part of microcomputer built-in function having functions of pulse measurement unit 6 and analog quantity calculation unit 7, 9 ... (synonymous with IC) General IC (VF converter) having voltage frequency conversion function, 10 ... Photo Coupler, AN ... analog amount, ANref ... arbitrary and known analog amount AN, CB ... capacitor, Ci ... capacitor, Co ... capacitor and capacitance value determining IC (VF converter) characteristics, F1 ... pulse signal, F2 ... Pulse signal, Fo ... IC (VF converter) pulse signal output terminal, F (V) ... Voltage frequency function, Fref ... Arbitrary reference frequency value of voltage frequency converter, GND1 ... Reference 1, GND 2... Reference potential 2, IC... (Synonymous with 9) general IC (VF converter) having voltage frequency conversion function, IN... Analog input terminal, OP 1... Operational amplifier, R 1. R2 ... second resistor and resistance value, R3 ... third resistor and resistance value, R4 ... fourth resistor and resistance value, R5 ... resistor, R6 ... resistor, RB ... IC (VF converter) ) Resistors and resistance values for determining the characteristics of Ri, resistors, resistors for determining the characteristics of Ro (IC converter) and resistors for determining the characteristics of RS (IC converter), T1... One cycle time of pulse, V... F (V) argument, analog voltage value input to voltage frequency conversion unit 4, V1... Output of conversion circuit unit 3, analog voltage input to voltage frequency conversion unit 4. Value, Va ... Vin Effective range upper limit value, Vb ... Vin effective range lower limit value, Vcc1 ... DC voltage source and voltage value with reference potential GND1, Vcc2 ... DC voltage source and voltage value with reference potential GND2, Vin ... Variable voltage signal, Vinput: voltage input terminal of IC (VF converter), Vinref: value of arbitrary and known variable voltage signal Vin, Vlim: allowable input upper limit value of Vin determined by IC (VF converter), Vref: arbitrary voltage frequency conversion unit 4 Reference voltage value for.

Claims (3)

交流電力を直流電力に変換する順変換部と、この順変換部の出力を平滑する平滑部と、この平滑部の出力を交流電力に変換する逆変換部と、この逆変換部を制御する制御部と、入力されたアナログ信号の電圧変化を周波数変化に変換する電圧周波数変換部とを備え、前記電圧周波数変換部からの出力が前記制御部に入力され、前記電圧周波数変換部からの出力によって出力周波数が制御される電力変換装置において、
前記電圧周波数変換部の前段に、外部からの第一のアナログ信号を変換して前記電圧周波数変換部へ第二のアナログ信号を出力する信号処理回路を有し、
前記信号処理回路は、前記第一のアナログ信号の上限電圧が入力されると、前記第二のアナログ信号として下限電圧を出力し、前記第一のアナログ信号の下限電圧が入力されると前記第二のアナログ信号として上限電圧を出力する電力変換装置。
A forward converter that converts AC power into DC power, a smoother that smoothes the output of the forward converter, an inverse converter that converts the output of the smoother to AC power, and a control that controls the inverse converter And a voltage frequency conversion unit that converts a voltage change of the input analog signal into a frequency change, and an output from the voltage frequency conversion unit is input to the control unit, and an output from the voltage frequency conversion unit In the power conversion device in which the output frequency is controlled,
A signal processing circuit that converts the first analog signal from the outside and outputs the second analog signal to the voltage frequency conversion unit in the previous stage of the voltage frequency conversion unit,
When the upper limit voltage of the first analog signal is input, the signal processing circuit outputs a lower limit voltage as the second analog signal, and when the lower limit voltage of the first analog signal is input, the signal processing circuit A power converter that outputs an upper limit voltage as a second analog signal.
前記第一のアナログ信号の上限電圧が入力されると、前記出力周波数をゼロとすることを特徴とする請求項1に記載の電力変換装置。   The power converter according to claim 1, wherein the output frequency is set to zero when an upper limit voltage of the first analog signal is input. 交流電力を直流電力に変換する順変換部と、この順変換部の出力を平滑する平滑部と、この平滑部の出力を交流電力に変換する逆変換部と、この逆変換部を制御する制御部と、入力されたアナログ信号の電圧変化を周波数変化に変換する電圧周波数変換部とを備え、前記電圧周波数変換部からの出力が前記制御部に入力され、前記電圧周波数変換部からの出力によって出力周波数が制御される電力変換装置において、
前記電圧周波数変換部の前段に信号処理回路を有し、
この信号処理回路は、この信号処理回路に入力されるアナログ信号の入力部が第1の抵抗器を介してオペアンプの負入力端子及び第2の抵抗器に接続され、第2の抵抗器の他端は前記オペアンプの出力に接続され、
直流電圧源と基準電位とは第3の抵抗器と第4の抵抗器で分圧され、この分圧された分圧電位は前記オペアンプの正入力端子から入力され、
前記信号処理回路からの出力が電圧周波数変換部にて処理された後の出力信号が、下記の特性を有することを特徴とする電力変換装置。
Figure 2008261763
A forward converter that converts AC power into DC power, a smoother that smoothes the output of the forward converter, an inverse converter that converts the output of the smoother to AC power, and a control that controls the inverse converter And a voltage frequency conversion unit that converts a voltage change of the input analog signal into a frequency change, and an output from the voltage frequency conversion unit is input to the control unit, and an output from the voltage frequency conversion unit In the power conversion device in which the output frequency is controlled,
A signal processing circuit is provided in the previous stage of the voltage frequency converter,
In this signal processing circuit, an input portion of an analog signal input to the signal processing circuit is connected to the negative input terminal of the operational amplifier and the second resistor through the first resistor. The end is connected to the output of the operational amplifier,
The DC voltage source and the reference potential are divided by the third resistor and the fourth resistor, and the divided potential is inputted from the positive input terminal of the operational amplifier.
The output signal after the output from the signal processing circuit is processed by the voltage frequency converter has the following characteristics.
Figure 2008261763
JP2007105432A 2007-04-13 2007-04-13 Power converter Active JP4801620B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007105432A JP4801620B2 (en) 2007-04-13 2007-04-13 Power converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007105432A JP4801620B2 (en) 2007-04-13 2007-04-13 Power converter

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2011160443A Division JP5143260B2 (en) 2011-07-22 2011-07-22 Power converter

Publications (2)

Publication Number Publication Date
JP2008261763A true JP2008261763A (en) 2008-10-30
JP4801620B2 JP4801620B2 (en) 2011-10-26

Family

ID=39984344

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007105432A Active JP4801620B2 (en) 2007-04-13 2007-04-13 Power converter

Country Status (1)

Country Link
JP (1) JP4801620B2 (en)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61144978A (en) * 1984-12-19 1986-07-02 Nec Corp Fpu device
JPH01206894A (en) * 1988-02-12 1989-08-21 Toshiba Corp Ac variable speed motor controller
JPH0260485A (en) * 1988-08-26 1990-02-28 Mitsubishi Heavy Ind Ltd Controller for induction machine
JPH04344192A (en) * 1991-05-17 1992-11-30 Mitsubishi Electric Corp Controller of air conditioner
JPH10248176A (en) * 1997-02-28 1998-09-14 Hitachi Koki Co Ltd Battery charging apparatus
JPH11289792A (en) * 1998-03-31 1999-10-19 Mitsubishi Electric Corp Inverter device
JP2001305166A (en) * 2000-04-27 2001-10-31 Fuji Electric Co Ltd Current detecting circuit
JP2006078204A (en) * 2004-09-07 2006-03-23 Denso Corp Current detection circuit
JP2008134208A (en) * 2006-11-29 2008-06-12 Tdk Corp Current sensor

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61144978A (en) * 1984-12-19 1986-07-02 Nec Corp Fpu device
JPH01206894A (en) * 1988-02-12 1989-08-21 Toshiba Corp Ac variable speed motor controller
JPH0260485A (en) * 1988-08-26 1990-02-28 Mitsubishi Heavy Ind Ltd Controller for induction machine
JPH04344192A (en) * 1991-05-17 1992-11-30 Mitsubishi Electric Corp Controller of air conditioner
JPH10248176A (en) * 1997-02-28 1998-09-14 Hitachi Koki Co Ltd Battery charging apparatus
JPH11289792A (en) * 1998-03-31 1999-10-19 Mitsubishi Electric Corp Inverter device
JP2001305166A (en) * 2000-04-27 2001-10-31 Fuji Electric Co Ltd Current detecting circuit
JP2006078204A (en) * 2004-09-07 2006-03-23 Denso Corp Current detection circuit
JP2008134208A (en) * 2006-11-29 2008-06-12 Tdk Corp Current sensor

Also Published As

Publication number Publication date
JP4801620B2 (en) 2011-10-26

Similar Documents

Publication Publication Date Title
JP6742154B2 (en) Method and system for online monitoring of electrolytic capacitor status
JP4848786B2 (en) Switching power supply
JP5939630B2 (en) Charger
TWI505194B (en) Temperature detecting apparatus, switch capacitor apparatus and voltage integrating circuit thereof
CN101132152A (en) Device and method for checking continuous current when switching current
JP2007334690A (en) Capacitance sensor circuit
US9601927B2 (en) Electronic control device
JP6276679B2 (en) Standard signal generator
JP5401729B2 (en) Control circuit and control method for power converter
US9523654B2 (en) Air-fuel ratio detection device
JP6714860B2 (en) Measurement module
JP4801620B2 (en) Power converter
JP5143260B2 (en) Power converter
JP7068858B2 (en) Switching power supply
JP6276678B2 (en) Standard signal generator
JP2014147224A (en) Switching regulator
TW201806303A (en) Buck-boost controller achieving high power factor and valley switching
JP5925724B2 (en) Switching power supply
KR20190108062A (en) Excitation circuit of electromagnetic flowmeter and electromagnetic flowmeter
JP2019138867A (en) Current detector and switching power source device
JP4576933B2 (en) Switching power supply
JPWO2015145675A1 (en) Voltage signal detection apparatus and voltage signal adjustment method
JP2018100872A (en) Current sensor
JP2010096634A (en) Voltage detecting device
JP2005241305A (en) Phase adjustment circuit of watthour meter

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100331

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100331

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110701

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110712

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110805

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140812

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4801620

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150