JP2008131630A - Power amplifier - Google Patents

Power amplifier Download PDF

Info

Publication number
JP2008131630A
JP2008131630A JP2006343539A JP2006343539A JP2008131630A JP 2008131630 A JP2008131630 A JP 2008131630A JP 2006343539 A JP2006343539 A JP 2006343539A JP 2006343539 A JP2006343539 A JP 2006343539A JP 2008131630 A JP2008131630 A JP 2008131630A
Authority
JP
Japan
Prior art keywords
current
output
drive means
power amplifier
drive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2006343539A
Other languages
Japanese (ja)
Inventor
Masamori Ishibashi
正守 石橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to JP2006343539A priority Critical patent/JP2008131630A/en
Publication of JP2008131630A publication Critical patent/JP2008131630A/en
Pending legal-status Critical Current

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide a power amplifier capable of making band frequency broad without increasing a distortion rate. <P>SOLUTION: A positive/negative drive current for driving a final output element is partially charged and supplied by a first drive means including a current amplifying function and a second drive means 2 for transmitting a signal voltage, respectively and further, a bias current of the drive means 2 is stabilized so that the output element is accurately driven even during high-speed operation. Thus, broadbanding and distortion reduction of the power amplifier can be performed. <P>COPYRIGHT: (C)2008,JPO&INPIT

Description

この発明は主に音声信号を扱う電力増幅器において、出力電流増幅素子を高速に駆動するドライブ回路に関する。  The present invention relates to a drive circuit that drives an output current amplifying element at high speed in a power amplifier that mainly handles audio signals.

従来の電力増幅器は、例えば図4、図5のような回路が一般的に用いられている。図4の例では、プシュプルで動作する出力段とそれを駆動するためのドライブ段が「ダーリントン接続」され、出力トランジスターのベース電流はドライブトランジスターQ1あるいはQ2のエミッターより供給される。  For example, circuits as shown in FIGS. 4 and 5 are generally used as conventional power amplifiers. In the example of FIG. 4, the output stage operating with push-pull and the drive stage for driving it are “Darlington connected”, and the base current of the output transistor is supplied from the emitter of the drive transistor Q1 or Q2.

図5では、出力素子にMOS・FETを用いたもので、Q5とQ6が相補的に動作し、負荷に必要な電流を供給する。ドライブ回路は、トランジスターQ1、あるいはQ2のエミッターフォロワー回路により出力素子のゲート電圧を制御する。  In FIG. 5, MOS / FET is used as an output element, and Q5 and Q6 operate complementarily to supply a necessary current to the load. The drive circuit controls the gate voltage of the output element by the emitter follower circuit of the transistor Q1 or Q2.

6図の回路は、図4のドライブ回路をプシュプル構成にしたもので(例えば特許文献1参照)、デジタルアンプのドライブ回路などに用いられている。  The circuit shown in FIG. 6 is a push-pull configuration of the drive circuit shown in FIG. 4 (see, for example, Patent Document 1), and is used in a drive circuit of a digital amplifier.

特許公開2000−106508号Patent Publication 2000-106508

図4、5に示す従来の回路例では、再生帯域を拡大しようとした場合、それに見合う十分なドライブ能力を有しない。出力素子は、バイポーラトランジスターにしろMOS・FETにしろ一般的に比較的大きな入力容量(Cin)が存在し、正確な出力電圧を得るためには、少なくともこの信号電圧の時間変化(dv/dt)に比例する駆動電流成分i(i=Cin×dv/dt)を供給する必要がある。いずれの回路例においても電流駆動能力が吐き出し方向(ソース方向)と吸い込み方向(シンク方向)で対称ではなく、信号の時間遅れやひずみが発生する。その結果、広帯域化には限界があり、前段の電圧増幅器で位相等の調整が必要となると言った欠点があった。  In the conventional circuit example shown in FIGS. 4 and 5, when the reproduction band is to be expanded, it does not have a sufficient drive capacity corresponding to the expansion. In general, a relatively large input capacitance (Cin) is present as an output element, whether it is a bipolar transistor or a MOS / FET. In order to obtain an accurate output voltage, at least the time variation (dv / dt) of this signal voltage. It is necessary to supply a drive current component i (i = Cin × dv / dt) proportional to. In any of the circuit examples, the current driving capability is not symmetrical in the discharge direction (source direction) and the suction direction (sink direction), and signal time delay or distortion occurs. As a result, there is a limit to widening the band, and there is a drawback that adjustment of the phase or the like is necessary with the voltage amplifier in the previous stage.

一方、図6の回路例は、このドライブ能力の非対称性を改善したものであるが、バイアスの安定性に難があり、クロスオーバーひずみの発生原因となる温度変化等で起こる出力やドライブ素子のバイアス電流の変動が課題であった。  On the other hand, the circuit example of FIG. 6 is an improvement in the asymmetry of the drive capability, but there is a difficulty in the stability of the bias, and the output generated by the temperature change that causes the crossover distortion or the drive element Fluctuation of bias current was a problem.

このため、このタイプの回路は特に歪を問題としないスイッチング出力回路(D級)などで主に用いられており、デジタルアンプやスイッチングレギュレーターの出力段に多用されている。  For this reason, this type of circuit is mainly used in a switching output circuit (class D) which does not particularly cause distortion, and is often used in an output stage of a digital amplifier or a switching regulator.

本発明は、以上の課題に対し、歪特性を犠牲にすることなく電力増幅器の周波数帯域を拡大する手段を提供する。  The present invention provides means for expanding the frequency band of a power amplifier without sacrificing distortion characteristics.

本発明の電力増幅器は、請求項1に記載するように、出力素子の制御端子(ベース、或いはゲート)を一対のドライブ手段により駆動し、制御端子への流入および流出電流の双方向において必要な電流供給能力を確保するとともに、ドライブ手段の片一方が電圧伝達機能を有することで、プシュプル回路を構成する出力段に安定なバイアス状態を提供する。  According to the power amplifier of the present invention, the control terminal (base or gate) of the output element is driven by a pair of drive means as described in claim 1, and is necessary in both directions of inflow and outflow current to the control terminal. While ensuring current supply capability, one of the drive means has a voltage transmission function, thereby providing a stable bias state to the output stage constituting the push-pull circuit.

また、電圧伝達機能を有するドライブ手段2と、2より出力される電流と予め設定された基準電流とを比較する電流比較器3、およびその差分信号を増幅するドライブ手段1がドライブ手段2のバイアス電流を一定に保つよう制御系を構成するため、ドライブ回路の出力インピーダンスを低く抑え、入力信号電圧を電力増幅器の出力端に低歪で伝達することができる。  The drive means 2 having a voltage transmission function, the current comparator 3 that compares the current output from 2 with a preset reference current, and the drive means 1 that amplifies the difference signal are biased by the drive means 2. Since the control system is configured to keep the current constant, the output impedance of the drive circuit can be kept low, and the input signal voltage can be transmitted to the output terminal of the power amplifier with low distortion.

以上で説明したように本発明は、プシュプルで動作する出力素子を低出力インピーダンスのドライブ手段1,2により、おのおのが相補的に駆動することで、広帯域でかつ帯域内で低歪の電力増幅器を提供する。  As described above, according to the present invention, the output element operating in push-pull is driven by the low-impedance drive means 1 and 2 in a complementary manner, so that a wide-band and low-distortion power amplifier can be obtained. provide.

以下、本発明の具体的実施形態について、2図を用いて説明する。図2はバイポーラトランジスターを用いた回路構成の具体例である。  Hereinafter, a specific embodiment of the present invention will be described with reference to FIG. FIG. 2 is a specific example of a circuit configuration using a bipolar transistor.

トランジスターQ5およびQ6は、それぞれNPN型、PNP型トランジスターで構成されるプシュプル出力回路である。出力トランジスターを駆動するドライブ回路は、図1に示すようにそれぞれの出力素子に対して対称な構成になっており、ここでは図を簡便にするため、NPNトランジスターQ5の駆動回路のみを記載している。  Transistors Q5 and Q6 are push-pull output circuits composed of NPN and PNP transistors, respectively. The drive circuit for driving the output transistor has a symmetric configuration with respect to each output element as shown in FIG. 1, and only the drive circuit for the NPN transistor Q5 is shown here for the sake of simplicity. Yes.

電圧増幅器4の出力信号はドライブトランジスターQ2のベースに入力される。また、同トランジスターのコレクターは電流比較器3に接続され、電流比較器3は予め設定された基準電流(Ir)と上記コレクター電流(Ic2)の差分に比例する信号(Id)を出力するものとする。Idは電流増幅機能を有するドライブ手段「1」に供給され、その出力電流(I1)は、Q2のエミッター、および出力トランジスターQ5のベースに供給される。  The output signal of the voltage amplifier 4 is input to the base of the drive transistor Q2. The collector of the transistor is connected to a current comparator 3, and the current comparator 3 outputs a signal (Id) proportional to a difference between a preset reference current (Ir) and the collector current (Ic2). To do. Id is supplied to the drive means “1” having a current amplification function, and its output current (I1) is supplied to the emitter of Q2 and the base of the output transistor Q5.

Q5のベース電流、およびQ2のエミッター、コレクター電流をそれぞれIb5、Ie2、Ic2とし、ドライブ手段1の電流利得をA2、電流比較器3の利得をA1、またQ2のベース電流を微少量として無視すると、Ib5は、Ib5≒(A1+A2)×(Ir−Ic2)−Ie2 、Ie2≒Ic2、で表される。式を変形すると、Ie2は、Ie2≒(A×Ir−Ib5)/(A+1) 、A=(A1×A2)、となり、仮に総合の電流利得Aが十分大きいとすれば、その極限でIe2≒Ir が成立する。従って、上記の一連の回路動作は、Ie2を一定値(Ir)になるよう制御し、Ib5を外乱要素に見立てた、一種のサーボ系(制御系)を構成する。  If the base current of Q5 and the emitter and collector currents of Q2 are Ib5, Ie2, and Ic2, respectively, the current gain of drive means 1 is A2, the gain of current comparator 3 is A1, and the base current of Q2 is negligible. , Ib5 is expressed by Ib5≈ (A1 + A2) × (Ir−Ic2) −Ie2, Ie2≈Ic2. By transforming the equation, Ie2 becomes Ie2≈ (A × Ir−Ib5) / (A + 1), A = (A1 × A2). If the total current gain A is sufficiently large, Ie2≈ Ir is established. Therefore, the series of circuit operations described above constitutes a kind of servo system (control system) in which Ie2 is controlled to be a constant value (Ir) and Ib5 is regarded as a disturbance element.

一方、トランジスターQ2は請求事項1記載の電圧伝達機能をもち、その出力インピーダンスは、エミッター出力抵抗をre(=1/gm)とすると、エミッター電流が一定値に制御されている状態下ではベース・エミッター間の交流電圧降下(Ie2×re)が一定電圧の定電圧源とみなすことが出来るため、交流的には極めて低い値に保たれる。  On the other hand, the transistor Q2 has the voltage transmission function described in claim 1, and its output impedance is such that when the emitter output resistance is re (= 1 / gm), the base current is controlled under the condition that the emitter current is controlled to a constant value. Since the AC voltage drop (Ie2 × re) between the emitters can be regarded as a constant voltage source having a constant voltage, the AC voltage is kept at a very low value.

一方、動的に必ずしも電流と電圧の位相関係が一定ではない負荷に対しては、仮に出力電圧と相関なく負荷電流が変動する場合であっても、前述のIb5がドライブ回路にとっては外乱要素として作用し、出力トランジスターが必要とするベース電流は常に適正にトレース(追従)される。このことにより電力増幅器は良好な歪み特性を常に保つことができる。  On the other hand, for a load whose phase relationship between current and voltage is not always constant, even if the load current fluctuates without correlation with the output voltage, Ib5 is a disturbance factor for the drive circuit. In effect, the base current required by the output transistor is always properly traced. As a result, the power amplifier can always maintain good distortion characteristics.

また、方形波を入力した場合などの立ち上りや立下り時の過渡的な応答に対しては、ベース電流の注入方向ではドライブ手段1が供給し、コレクター少数キャリアの吐き出し方向はトランジスターQ2が分担する。それぞれの電流供給能力を等しく(対称に)設計することで、過渡的な動作においても回路の線形性は乱れが少なく、低インピーダンスで出力トランジスターを駆動できる。特に、ドライブ手段2が前記サーボ系の制御範囲を超えてドライブ電流を供給する場合であっても、ドライブ手段1の出力電流は速やかに遮断され、トランジスターQ2は通常のエミッターフォロワーとして動作するため、信号電圧は適正に出力素子に伝達される。  Further, for a transient response at the rise or fall when a square wave is input, the drive means 1 supplies in the base current injection direction, and the transistor Q2 shares the collector minority carrier discharge direction. . By designing each current supply capability equally (symmetrically), the linearity of the circuit is less disturbed even in a transient operation, and the output transistor can be driven with a low impedance. In particular, even when the drive means 2 supplies a drive current exceeding the control range of the servo system, the output current of the drive means 1 is quickly cut off, and the transistor Q2 operates as a normal emitter follower. The signal voltage is properly transmitted to the output element.

例えば、仮にQ5のコレクター出力容量をCob、エミッター・ベース容量をCibとすると、±V(dv/dt)のスルーレートを確保するためには、少なくとも等価入力容量の充電に、|Ib5|≧|(Cob+Cib)×V| で示す正負のドライブ電流を供給する必要がある。本発明はこの正負のドライブ電流を対称かつ高速に立ち上げる手段を提供し、必要な電流供給性能が確保される範囲では、電力増幅器の信号遅延時間は極めて少なく維持される。  For example, assuming that the collector output capacity of Q5 is Cob and the emitter-base capacity is Cib, in order to secure a slew rate of ± V (dv / dt), at least for charging the equivalent input capacity, | Ib5 | ≧ | It is necessary to supply a positive and negative drive current represented by (Cob + Cib) × V |. The present invention provides means for raising the positive and negative drive currents symmetrically and at high speed, and the signal delay time of the power amplifier is kept extremely small as long as necessary current supply performance is ensured.

一方、電力増幅器の出力電圧を電圧増幅器4に帰還する場合は、安定性を考える上で高域の位相特性が重要な要素になるが、サーボ系の制御帯域内であれば電力増幅器の群遅延や位相遅れはほとんど無視できるため、電圧増幅器の裸特性が支配的になる。言い換えれば、本発明は、電圧増幅器の帯域幅をサーボ回路の帯域内に設定することで、負荷に影響されない低歪率増幅器の提供を可能にし、電圧増幅器の設計自由度を広げることが出来る。また、サーボ系の制御帯域を拡大することで増幅器の広帯城化が図れる。  On the other hand, when the output voltage of the power amplifier is fed back to the voltage amplifier 4, the phase characteristic of the high frequency is an important factor in considering stability, but the group delay of the power amplifier is within the control band of the servo system. Since the phase delay is almost negligible, the bare characteristic of the voltage amplifier becomes dominant. In other words, according to the present invention, by setting the bandwidth of the voltage amplifier within the bandwidth of the servo circuit, it is possible to provide a low distortion amplifier that is not affected by the load, and the design flexibility of the voltage amplifier can be expanded. In addition, widening the bandwidth of the amplifier can be achieved by expanding the control band of the servo system.

図3は出力素子にパワーMOS・FETを用いた本発明の他の実施例である。基本的な動作は前述のバイポーラトランジスターの場合と同様であるが、プシュプル出力回路のゲート間のバイアス電圧を設定するための定電圧源7が付加され、この電圧源を調整することで、A級からD級まで出力段のバイアス状態を任意に設定できる。  FIG. 3 shows another embodiment of the present invention in which a power MOS • FET is used as an output element. The basic operation is the same as that of the bipolar transistor described above, but a constant voltage source 7 for setting a bias voltage between the gates of the push-pull output circuit is added, and the class A is adjusted by adjusting this voltage source. The bias state of the output stage can be arbitrarily set from A to D.

無論、ドライブ手段1,2にMOS・FETを用いても本発明の電力増幅器を構成することが可能である。また、この例では、電流比較器3に電圧比較器9を用いて構成した一例を示す。  Of course, the power amplifier of the present invention can also be configured by using a MOS FET for the drive means 1 and 2. Further, in this example, an example in which the voltage comparator 9 is used for the current comparator 3 is shown.

出力素子がMOS・FETの場合はバイポーラトランジスターのように出力負荷電流に呼応したドライブ電流を供給する必要がなく、また、トランジェション周波数という概念がない反面、ゲート入力容量が比較的大きいため、周波数帯域幅の拡大には一長一短がある。いずれの場合も本発明の効果になんら変りない事は言うまでもない。  When the output element is a MOS / FET, there is no need to supply a drive current corresponding to the output load current unlike a bipolar transistor, and there is no concept of a transition frequency, but the gate input capacitance is relatively large. There are advantages and disadvantages in expanding the frequency bandwidth. Needless to say, in any case, the effect of the present invention is not changed.

本発明の構成図Configuration diagram of the present invention 本発明の実施例を示す動作説明のための回路構成図FIG. 3 is a circuit configuration diagram for explaining the operation of the embodiment of the present invention. 本発明の他の実施例を示す回路構成図Circuit configuration diagram showing another embodiment of the present invention 従来の電力増幅器の実施例を示す回路構成図Circuit configuration diagram showing an embodiment of a conventional power amplifier 従来の電力増幅器の他の実施例を示す回路構成図Circuit configuration diagram showing another embodiment of a conventional power amplifier 従来の電力増幅器の他の実施例を示す回路構成図Circuit configuration diagram showing another embodiment of a conventional power amplifier

符号の説明Explanation of symbols

1 本発明のドライブ手段1
2 本発明のドライブ手段2
3 電流比較器
4 電圧増幅器
5 出力素子(Q5)
6 出力素子(Q6)
7 定電圧源 (バイアス電圧回路)
8 電力増幅器の負荷
9 電圧比較器
Q、Q1〜Q7 トランジスター
Q1a、Q2a トランジスター
R、R5〜R6 抵抗器
D ダイオード
IN 信号入力端子
OUT 電力増幅器の出力端子
+B +電源供給端子
−B −電源供給端子
Is1、Is2 定電流源
1 Drive means 1 of the present invention
2 Drive means 2 of the present invention
3 Current comparator 4 Voltage amplifier 5 Output element (Q5)
6 Output element (Q6)
7 Constant voltage source (Bias voltage circuit)
8 Load of power amplifier 9 Voltage comparator Q, Q1 to Q7 Transistors Q1a, Q2a Transistors R, R5 to R6 Resistor D Diode IN Signal input terminal OUT Output terminal of power amplifier + B + Power supply terminal −B −Power supply terminal Is1 , Is2 constant current source

Claims (1)

出力素子を駆動する電流がソース方向とシンク方向でそれぞれ独立した2つのドライブ手段によって供給される電力増幅器のドライブ回路であって、電流増幅機能を有する第一のドライブ手段と、信号電圧の伝達機能を有する第二のドライブ手段で構成され、第二のドライブ手段のバイアス電流と予め設定された基準電流値とを比較する電流比較器を具備し、前記電流比較器の出力信号が第一のドライブ手段の出力電流を制御することで、第二のドライブ手段のバイアス電流が一定に保たれることを特徴とする電力増幅器。  A power amplifier drive circuit in which a current for driving an output element is supplied by two independent drive means in a source direction and a sink direction, a first drive means having a current amplification function, and a signal voltage transmission function And a current comparator that compares the bias current of the second drive means with a preset reference current value, and the output signal of the current comparator is the first drive. A power amplifier characterized in that the bias current of the second drive means is kept constant by controlling the output current of the means.
JP2006343539A 2006-11-24 2006-11-24 Power amplifier Pending JP2008131630A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006343539A JP2008131630A (en) 2006-11-24 2006-11-24 Power amplifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006343539A JP2008131630A (en) 2006-11-24 2006-11-24 Power amplifier

Publications (1)

Publication Number Publication Date
JP2008131630A true JP2008131630A (en) 2008-06-05

Family

ID=39556992

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006343539A Pending JP2008131630A (en) 2006-11-24 2006-11-24 Power amplifier

Country Status (1)

Country Link
JP (1) JP2008131630A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4714299B1 (en) * 2010-10-14 2011-06-29 彰 福島 Pseudo triode characteristic amplifying device for acoustic and push-pull amplifier for pseudo triode characteristic for acoustic
CN107703468A (en) * 2017-10-18 2018-02-16 厦门大学 The drive circuit of NMR gradient power amplifier

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4714299B1 (en) * 2010-10-14 2011-06-29 彰 福島 Pseudo triode characteristic amplifying device for acoustic and push-pull amplifier for pseudo triode characteristic for acoustic
JP2012085209A (en) * 2010-10-14 2012-04-26 Akira Fukushima Acoustic pseudo triode characteristic amplification device, and acoustic pseudo triode characteristic push-pull amplification device
CN102457235A (en) * 2010-10-14 2012-05-16 福岛彰 Acoustic pseudo-triode characteristic amplification device and acoustic pseudo-triode characteristic push-pull amplification device
US8502605B2 (en) 2010-10-14 2013-08-06 Akira Fukushima Acoustic pseudo-triode characteristic amplification device and acoustic pseudo-triode characteristic push-pull amplification device
CN102457235B (en) * 2010-10-14 2016-05-25 福岛彰 The pseudo-dynatron performance multiplying arrangement of sound and the pseudo-dynatron performance push-pull type of sound multiplying arrangement
CN107703468A (en) * 2017-10-18 2018-02-16 厦门大学 The drive circuit of NMR gradient power amplifier
CN107703468B (en) * 2017-10-18 2023-12-01 厦门大学 Driving circuit of gradient power amplifier of nuclear magnetic resonance apparatus

Similar Documents

Publication Publication Date Title
US8120424B2 (en) Class AB output stages and amplifiers including class AB output stages
US7368992B2 (en) Load-invariant amplifier
US5844443A (en) Linear high-frequency amplifier with high input impedance and high power efficiency
US5910748A (en) Power amplifier in bicmos technology having an output stage in MOS technology
TW201429156A (en) Electronic system, radio frequency power amplifier and method for dynamic adjusting bias point
JP2007067820A (en) High frequency power amplifier
US8358173B2 (en) CMOS power amplifier
US9024689B2 (en) Electronic system—radio frequency power amplifier and method for self-adjusting bias point
US9917553B2 (en) Low distortion output stage for audio amplifiers
JP2008131630A (en) Power amplifier
US9385675B2 (en) Power amplifier circuit capable of adjusting gain dynamically
US7019588B2 (en) Method to dynamically control the quiescent current of an operational amplifier arrangement and operational amplifier arrangement performing this method
US6903609B2 (en) Operational amplifier
US7102440B2 (en) High output current wideband output stage/buffer amplifier
JP5799826B2 (en) Voltage regulator
TWI699966B (en) Operational amplifier
US20100098268A1 (en) High-voltage output amplifier for audio systems
US7078973B2 (en) Bipolar rail-to-rail output stage
US7339441B2 (en) Circuit and method for quickly turning off MOS device
JPWO2003028210A1 (en) Low power variable gain amplifier
JP4639269B2 (en) Image display device and integrated circuit
US7646244B1 (en) Apparatus and method for unity gain buffer with high switching speed and low quiescent current
JP2010219709A (en) Amplifier circuit
JP2004172681A (en) Bias circuit for power amplifier
JP2520219Y2 (en) Power amplifier

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20080624