JP2007528069A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2007528069A5 JP2007528069A5 JP2007502304A JP2007502304A JP2007528069A5 JP 2007528069 A5 JP2007528069 A5 JP 2007528069A5 JP 2007502304 A JP2007502304 A JP 2007502304A JP 2007502304 A JP2007502304 A JP 2007502304A JP 2007528069 A5 JP2007528069 A5 JP 2007528069A5
- Authority
- JP
- Japan
- Prior art keywords
- environment
- computer
- service
- skeleton
- model
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000007689 inspection Methods 0.000 claims 11
- 238000000034 method Methods 0.000 claims 10
- 238000012795 verification Methods 0.000 claims 10
- 238000012360 testing method Methods 0.000 claims 4
- 238000004590 computer program Methods 0.000 claims 2
- 238000004088 simulation Methods 0.000 claims 2
- 230000010354 integration Effects 0.000 claims 1
- 238000012986 modification Methods 0.000 claims 1
- 230000004048 modification Effects 0.000 claims 1
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP04300130.4 | 2004-03-10 | ||
| EP04300130 | 2004-03-10 | ||
| PCT/EP2005/002638 WO2005091177A2 (en) | 2004-03-10 | 2005-03-10 | A validation method for embedded systems |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2007528069A JP2007528069A (ja) | 2007-10-04 |
| JP2007528069A5 true JP2007528069A5 (https=) | 2011-02-24 |
| JP4749414B2 JP4749414B2 (ja) | 2011-08-17 |
Family
ID=34931682
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007502304A Expired - Fee Related JP4749414B2 (ja) | 2004-03-10 | 2005-03-10 | 組み込まれたシステムの実証方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US7895025B2 (https=) |
| EP (1) | EP1725960A2 (https=) |
| JP (1) | JP4749414B2 (https=) |
| WO (1) | WO2005091177A2 (https=) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8397209B2 (en) * | 2005-11-17 | 2013-03-12 | The Government Of The United States Of America, As Represented By The Secretary Of The Navy | Software modeling system and method |
| IL173711A (en) | 2006-02-13 | 2010-11-30 | Rafael Advanced Defense Sys | Real time simulating method and system |
| DE102006008539A1 (de) * | 2006-02-22 | 2007-08-30 | Robert Bosch Gmbh | Verfahren und Schaltungsanordnung zur Simulation von Fehlerzuständen in einem Steuergerät |
| WO2008137223A1 (en) * | 2007-05-07 | 2008-11-13 | Nec Laboratories America, Inc. | Accelerating model checking via synchrony |
| DE102008010600B8 (de) * | 2008-02-22 | 2018-01-04 | Inchron Gmbh | Verfahren zum Prüfen der Funktionsfähigkeit einer eingebetteten Komponente in einem eingebetteten System |
| US20090300587A1 (en) * | 2008-05-27 | 2009-12-03 | Microsoft Corporation | Determining domain data coverage in testing database applications |
| JP5153465B2 (ja) * | 2008-06-09 | 2013-02-27 | インターナショナル・ビジネス・マシーンズ・コーポレーション | シミュレーション方法、システム及びプログラム |
| DE102008030162C5 (de) * | 2008-06-27 | 2016-06-16 | Inchron Gmbh | Verfahren zum Prüfen der Funktionsfähigkeit einer eingebetteten Komponente in einem eingebetteten System |
| WO2010104135A1 (ja) * | 2009-03-12 | 2010-09-16 | インターナショナル・ビジネス・マシーンズ・コーポレーション | シミュレーション方法、システム及びプログラム |
| JP5540537B2 (ja) * | 2009-03-24 | 2014-07-02 | 株式会社オートネットワーク技術研究所 | 制御装置、制御方法及びコンピュータプログラム |
| US20110054873A1 (en) * | 2009-08-31 | 2011-03-03 | Siemens Product Lifecycle Management Software Inc. | System and method for creation of function-based mechatronic objects |
| US20110083121A1 (en) * | 2009-10-02 | 2011-04-07 | Gm Global Technology Operations, Inc. | Method and System for Automatic Test-Case Generation for Distributed Embedded Systems |
| US10023164B2 (en) * | 2013-10-17 | 2018-07-17 | Robert Bosch Gmbh | Validating automotive safety functions |
| IN2014CH01330A (https=) | 2014-03-13 | 2015-09-18 | Infosys Ltd | |
| GB2529478B (en) * | 2014-08-22 | 2020-11-04 | Knorr Bremse Rail Systems Uk Ltd | Self testing process for a railway brake system |
| CN105388370B (zh) * | 2015-10-16 | 2018-08-14 | 中国电力科学研究院 | 一种变电站间隔层联闭锁逻辑自动闭环测试方法 |
| US11422725B2 (en) | 2017-07-25 | 2022-08-23 | General Electric Company | Point-cloud dataset storage structure and method thereof |
| US11138350B2 (en) * | 2018-08-09 | 2021-10-05 | Zoox, Inc. | Procedural world generation using tertiary data |
| CN112631594A (zh) * | 2019-09-24 | 2021-04-09 | 北京车和家信息技术有限公司 | 一种硬件系统开发方法、设备和计算机可读存储介质 |
| CN112363487B (zh) * | 2020-11-30 | 2024-08-23 | 芜湖埃泰克汽车电子股份有限公司 | 一种基于scu hil的汽车座椅测试系统及其控制方法 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5394347A (en) * | 1993-07-29 | 1995-02-28 | Digital Equipment Corporation | Method and apparatus for generating tests for structures expressed as extended finite state machines |
| WO2001022228A1 (en) | 1999-09-17 | 2001-03-29 | Nortel Networks Limited | System and method for producing a verification system for verifying procedure interfaces |
-
2005
- 2005-03-10 WO PCT/EP2005/002638 patent/WO2005091177A2/en not_active Ceased
- 2005-03-10 EP EP05728262A patent/EP1725960A2/en not_active Ceased
- 2005-03-10 JP JP2007502304A patent/JP4749414B2/ja not_active Expired - Fee Related
- 2005-03-10 US US10/591,816 patent/US7895025B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2007528069A5 (https=) | ||
| Seth et al. | SHARP: a system for haptic assembly and realistic prototyping | |
| CN112613259B (zh) | 片上系统后仿真方法、装置及电子设备 | |
| US10997344B2 (en) | ECU simulation device | |
| KR20130091096A (ko) | 하이브리드 시스템을 검증하기 위한 시뮬레이션 장치 및 방법 | |
| JPH11513512A (ja) | ディジタル信号プロセッサの製造方法 | |
| JP6600011B2 (ja) | エミュレーションのための効率的波形生成 | |
| US20160125111A1 (en) | Managing model checks of sequential designs | |
| JPWO2017159638A1 (ja) | 能力付与データ生成装置 | |
| US20180225394A1 (en) | Functional verification with machine learning | |
| WO2024130861A1 (zh) | 一种云原生的硬件逻辑仿真fpga加速方法及系统 | |
| US20160171148A1 (en) | Verification environments utilzing hardware description languages | |
| US20150161306A1 (en) | Fault insertion for system verification | |
| CN116775453A (zh) | 用于提供具有可切换模型的自主驾驶模拟架构的系统和方法 | |
| US20140157216A1 (en) | Managing model checks of sequential designs | |
| US9009018B2 (en) | Enabling reuse of unit-specific simulation irritation in multiple environments | |
| Feth et al. | Virtual validation of cyber physical systems | |
| CN113536716A (zh) | Soc系统验证方法、装置、计算机设备和可读存储介质 | |
| JP2007510972A (ja) | モデルベース診断インタフェース | |
| CN120124043B (zh) | 基于虚拟平台的RISC-V安全SoC验证和评估方法 | |
| CN108228965A (zh) | 一种存储单元的仿真验证方法、装置和设备 | |
| CN116048952A (zh) | 一种基于可裁剪ip的实例化模块仿真验证方法及装置 | |
| US11030362B2 (en) | Modeling and cooperative simulation of systems with interdependent discrete and continuous elements | |
| TW201933156A (zh) | 用於增強可現場規劃閘陣列(fpga)驗證的仿真技術之方法及設備 | |
| Moretti | Accellera’s support for ESL verification and stimulus reuse |