JP2007528069A5 - - Google Patents

Download PDF

Info

Publication number
JP2007528069A5
JP2007528069A5 JP2007502304A JP2007502304A JP2007528069A5 JP 2007528069 A5 JP2007528069 A5 JP 2007528069A5 JP 2007502304 A JP2007502304 A JP 2007502304A JP 2007502304 A JP2007502304 A JP 2007502304A JP 2007528069 A5 JP2007528069 A5 JP 2007528069A5
Authority
JP
Japan
Prior art keywords
environment
computer
service
skeleton
model
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007502304A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007528069A (ja
JP4749414B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/EP2005/002638 external-priority patent/WO2005091177A2/en
Publication of JP2007528069A publication Critical patent/JP2007528069A/ja
Publication of JP2007528069A5 publication Critical patent/JP2007528069A5/ja
Application granted granted Critical
Publication of JP4749414B2 publication Critical patent/JP4749414B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2007502304A 2004-03-10 2005-03-10 組み込まれたシステムの実証方法 Expired - Fee Related JP4749414B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP04300130 2004-03-10
EP04300130.4 2004-03-10
PCT/EP2005/002638 WO2005091177A2 (en) 2004-03-10 2005-03-10 A validation method for embedded systems

Publications (3)

Publication Number Publication Date
JP2007528069A JP2007528069A (ja) 2007-10-04
JP2007528069A5 true JP2007528069A5 (https=) 2011-02-24
JP4749414B2 JP4749414B2 (ja) 2011-08-17

Family

ID=34931682

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007502304A Expired - Fee Related JP4749414B2 (ja) 2004-03-10 2005-03-10 組み込まれたシステムの実証方法

Country Status (4)

Country Link
US (1) US7895025B2 (https=)
EP (1) EP1725960A2 (https=)
JP (1) JP4749414B2 (https=)
WO (1) WO2005091177A2 (https=)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8397209B2 (en) * 2005-11-17 2013-03-12 The Government Of The United States Of America, As Represented By The Secretary Of The Navy Software modeling system and method
IL173711A (en) 2006-02-13 2010-11-30 Rafael Advanced Defense Sys Real time simulating method and system
DE102006008539A1 (de) * 2006-02-22 2007-08-30 Robert Bosch Gmbh Verfahren und Schaltungsanordnung zur Simulation von Fehlerzuständen in einem Steuergerät
WO2008137223A1 (en) * 2007-05-07 2008-11-13 Nec Laboratories America, Inc. Accelerating model checking via synchrony
DE102008010600B8 (de) * 2008-02-22 2018-01-04 Inchron Gmbh Verfahren zum Prüfen der Funktionsfähigkeit einer eingebetteten Komponente in einem eingebetteten System
US20090300587A1 (en) * 2008-05-27 2009-12-03 Microsoft Corporation Determining domain data coverage in testing database applications
JP5153465B2 (ja) * 2008-06-09 2013-02-27 インターナショナル・ビジネス・マシーンズ・コーポレーション シミュレーション方法、システム及びプログラム
DE102008030162C5 (de) * 2008-06-27 2016-06-16 Inchron Gmbh Verfahren zum Prüfen der Funktionsfähigkeit einer eingebetteten Komponente in einem eingebetteten System
CN102341787B (zh) * 2009-03-12 2015-06-17 国际商业机器公司 模拟方法、系统
JP5540537B2 (ja) * 2009-03-24 2014-07-02 株式会社オートネットワーク技術研究所 制御装置、制御方法及びコンピュータプログラム
US9721042B2 (en) * 2009-08-31 2017-08-01 Siemens Product Lifecycle Management Software, Inc. System and method for use of function-based mechatronic objects
US20110083121A1 (en) * 2009-10-02 2011-04-07 Gm Global Technology Operations, Inc. Method and System for Automatic Test-Case Generation for Distributed Embedded Systems
WO2015058119A2 (en) * 2013-10-17 2015-04-23 Robert Bosch Gmbh Validating automotive safety functions
IN2014CH01330A (https=) 2014-03-13 2015-09-18 Infosys Ltd
GB2529478B (en) * 2014-08-22 2020-11-04 Knorr Bremse Rail Systems Uk Ltd Self testing process for a railway brake system
CN105388370B (zh) * 2015-10-16 2018-08-14 中国电力科学研究院 一种变电站间隔层联闭锁逻辑自动闭环测试方法
US11422725B2 (en) 2017-07-25 2022-08-23 General Electric Company Point-cloud dataset storage structure and method thereof
US11138350B2 (en) 2018-08-09 2021-10-05 Zoox, Inc. Procedural world generation using tertiary data
CN112631594A (zh) * 2019-09-24 2021-04-09 北京车和家信息技术有限公司 一种硬件系统开发方法、设备和计算机可读存储介质
CN112363487B (zh) * 2020-11-30 2024-08-23 芜湖埃泰克汽车电子股份有限公司 一种基于scu hil的汽车座椅测试系统及其控制方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5394347A (en) * 1993-07-29 1995-02-28 Digital Equipment Corporation Method and apparatus for generating tests for structures expressed as extended finite state machines
WO2001022228A1 (en) * 1999-09-17 2001-03-29 Nortel Networks Limited System and method for producing a verification system for verifying procedure interfaces

Similar Documents

Publication Publication Date Title
JP2007528069A5 (https=)
Seth et al. SHARP: a system for haptic assembly and realistic prototyping
CN112613259B (zh) 片上系统后仿真方法、装置及电子设备
US10997344B2 (en) ECU simulation device
KR20130091096A (ko) 하이브리드 시스템을 검증하기 위한 시뮬레이션 장치 및 방법
JPH11513512A (ja) ディジタル信号プロセッサの製造方法
JP6600011B2 (ja) エミュレーションのための効率的波形生成
JPWO2017159638A1 (ja) 能力付与データ生成装置
US20180225394A1 (en) Functional verification with machine learning
US10452797B2 (en) Fault insertion for system verification
CN116775453A (zh) 用于提供具有可切换模型的自主驾驶模拟架构的系统和方法
US20140157216A1 (en) Managing model checks of sequential designs
US9015024B2 (en) Enabling reuse of unit-specific simulation irritation in multiple environments
Feth et al. Virtual validation of cyber physical systems
CN113536716A (zh) Soc系统验证方法、装置、计算机设备和可读存储介质
JP2007510972A (ja) モデルベース診断インタフェース
CN120124043B (zh) 基于虚拟平台的RISC-V安全SoC验证和评估方法
CN115422866A (zh) 用于在仿真器上仿真逻辑系统设计的方法及相关设备
Moretti Accellera’s support for ESL verification and stimulus reuse
US12591725B2 (en) Automated synthesis of virtual system-on-chip environments
Kamkin et al. Survey of modern technologies of simulation-based verification of hardware
US10706193B1 (en) Computer processing during simulation of a circuit design
KR101182015B1 (ko) 아키텍쳐 설계 시스템 및 이를 이용한 아키텍쳐 설계 방법
Hu et al. An integrated modeling and simulation methodology for intelligent systems design and testing
US20130007680A1 (en) Coverage Based Pairwise Test Set Generation for Verification of Electronic Designs