JP2007267147A - Video circuit - Google Patents

Video circuit Download PDF

Info

Publication number
JP2007267147A
JP2007267147A JP2006090803A JP2006090803A JP2007267147A JP 2007267147 A JP2007267147 A JP 2007267147A JP 2006090803 A JP2006090803 A JP 2006090803A JP 2006090803 A JP2006090803 A JP 2006090803A JP 2007267147 A JP2007267147 A JP 2007267147A
Authority
JP
Japan
Prior art keywords
circuit
output
video
video signal
supply voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2006090803A
Other languages
Japanese (ja)
Inventor
Kenji Takebuchi
堅次 武渕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
New Japan Radio Co Ltd
Original Assignee
New Japan Radio Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by New Japan Radio Co Ltd filed Critical New Japan Radio Co Ltd
Priority to JP2006090803A priority Critical patent/JP2007267147A/en
Publication of JP2007267147A publication Critical patent/JP2007267147A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Amplifiers (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To realize the extension of a dynamic range, the reduction of a power consumption, the reduction of crosstalks among channels, the reduction of ripples or the like when the multichannel of a video processing circuit is attained. <P>SOLUTION: Video-signal processing circuits 111, 112 to 11n in each channel for the video processing circuit 10 are supplied with a positive power-supply voltage +V and a ground voltage GND, and output driver circuits 121, 122 to 21n in each channel for the video processing circuit 10 are supplied with the positive power-supply voltage +V and a negative power-supply voltage -V. The negative power-supply voltage -V is supplied independently from each output circuit 221, 222 to 22n for a charge pump circuit 20. <P>COPYRIGHT: (C)2008,JPO&INPIT

Description

本発明は、複数チャネルの入力映像信号をれぞれ独立して処理する映像回路に係り、特にチャネル間クロストークやリップルの削減、消費電力削減、ダイナミックレンジの拡大等を図った映像回路に関するものである。   The present invention relates to a video circuit that processes input video signals of a plurality of channels independently, and more particularly to a video circuit that achieves crosstalk and ripple reduction between channels, power consumption reduction, dynamic range expansion, and the like. It is.

図3に従来の映像回路を示す。ここでは、1チャネル分を示す。10は映像処理回路であり、入力映像信号に対して画像処理(色相調整、コントラスト調整、拡大、縮小、エッジ強調、その他の処理)を行う映像信号処理回路11、その映像信号処理回路11の出力信号を増幅して例えば75Ω負荷に供給する出力駆動回路12を有する。映像信号処理回路11と出力駆動回路12には、正電源電圧+Vと負電源電圧−Vが電源として供給される。13は映像信号入力端子、14は映像信号出力端子である。20はチャージポンプ回路であり、駆動制御回路21と出力回路22からなり、出力回路22から出力する負電圧−Vが映像処理回路10の映像信号処理回路11と出力駆動回路12に負電源電圧として供給され、映像処理回路10から出力する映像信号のダイナミックレンジの拡大化が図られている。   FIG. 3 shows a conventional video circuit. Here, one channel is shown. Reference numeral 10 denotes a video processing circuit. The video signal processing circuit 11 performs image processing (hue adjustment, contrast adjustment, enlargement, reduction, edge enhancement, and other processing) on the input video signal, and the output of the video signal processing circuit 11. It has an output drive circuit 12 that amplifies the signal and supplies it to, for example, a 75Ω load. The video signal processing circuit 11 and the output driving circuit 12 are supplied with a positive power supply voltage + V and a negative power supply voltage −V as power supplies. Reference numeral 13 denotes a video signal input terminal, and reference numeral 14 denotes a video signal output terminal. A charge pump circuit 20 includes a drive control circuit 21 and an output circuit 22, and the negative voltage −V output from the output circuit 22 serves as a negative power supply voltage for the video signal processing circuit 11 and the output drive circuit 12 of the video processing circuit 10. The dynamic range of the video signal supplied and output from the video processing circuit 10 is expanded.

出力回路22は、図4に示すように、コンデンサC1、C2、スイッチSW1〜SW4からなり、駆動制御回路21によって、スイッチSW1,SW2をオン、スイッチSW3,SW4をオフし、次にスイッチSW1,SW2をオフ、スイッチSW3,SW4をオンし、これを繰り返すことにより、コンデンサC1,C2には図示の極性の電荷が充電され、負電圧−Vが生成される。   As shown in FIG. 4, the output circuit 22 includes capacitors C1 and C2 and switches SW1 to SW4. The drive control circuit 21 turns on the switches SW1 and SW2, turns off the switches SW3 and SW4, and then switches the switches SW1 and SW4. By turning off SW2 and turning on switches SW3 and SW4 and repeating this, the capacitors C1 and C2 are charged with charges of the polarity shown in the figure, and a negative voltage -V is generated.

しかし、このようにチャージポンプ回路20により発生した負電圧を映像処理回路10の全体に、つまり映像信号処理回路11および出力駆動回路12に供給する場合は、例えば、映像処理回路10での消費電流がIの場合には、チャージポンプ回路20においても消費電流がIとなり、合計で2Iの電流が消費され、消費電流が大きくなる。   However, when the negative voltage generated by the charge pump circuit 20 is supplied to the entire video processing circuit 10, that is, to the video signal processing circuit 11 and the output drive circuit 12, for example, the current consumption in the video processing circuit 10 is, for example, When I is I, the current consumption is also I in the charge pump circuit 20, and a total current of 2I is consumed, resulting in an increase in current consumption.

そこで、特許文献1に記載のように、出力駆動回路12(メインアンプ)のみに、チャージポンプ回路20から負電圧を負電源電圧として供給して、消費電流を低減させることが考えられる。
特開2005−151468号公報
Therefore, as described in Patent Document 1, it is conceivable to reduce the current consumption by supplying a negative voltage as a negative power supply voltage from the charge pump circuit 20 only to the output drive circuit 12 (main amplifier).
JP 2005-151468 A

しかしながら、特許文献1に示すような対策を採っても、そのままでは、映像処理回路10の多チャネル化を図った場合に、各チャネル間でクロストークが発生したり、大出力時の負電圧変動によるリップルが発生したりして、映像品質の劣化を招く恐れがある。   However, even if the countermeasures shown in Patent Document 1 are taken, if the video processing circuit 10 is made to be multi-channel, the crosstalk may occur between the channels or the negative voltage changes at the time of large output. Ripple may be generated and the video quality may be degraded.

本発明の目的は、映像処理回路の多チャネル化を図った場合において、ダイナミックレンジ拡大、消費電流削減、チャネル間クロストーク削減、リップル削減等を実現できるようにした映像回路を提供することである。   An object of the present invention is to provide a video circuit capable of realizing dynamic range expansion, current consumption reduction, inter-channel crosstalk reduction, ripple reduction, and the like when a multi-channel video processing circuit is achieved. .

上記目的を達成するために、請求項1にかかる発明は、映像信号入力端子と、正電源電圧と接地電圧が供給され前記映像信号入力端子に入力した映像信号を適宜処理する映像信号処理回路と、正電源電圧と負電源電圧が供給され前記映像信号処理回路の出力信号を入力して増幅する出力駆動回路と、該出力駆動回路の出力信号が出力する映像信号出力端子とからなる組を1チャネルとして、nチャネルが設けられた映像処理回路と、駆動制御回路と、正電源電圧と接地電圧が供給され前記駆動制御回路によって制御されて負電圧をそれぞれ発生する1〜n個の出力回路とを有するチャージポンプ回路を備え、前記チャージポンプ回路の前記1〜n個の出力回路からそれぞれ出力する前記負電圧が、前記映像処理回路の前記各チャネルの出力駆動回路に、前記負電源電圧としてそれぞれ供給されるようにしたことを特徴とする。
請求項2にかかる発明は、請求項1に記載の映像回路において、前記映像処理回路の各チャネルの前記映像信号入力端子と前記映像信号処理回路との間に、前記映像信号入力端子に一端が接続されるコンデンサと、該コンデンサの他端に一端が接続され他端が前記映像信号処理回路の入力側に接続されるクランプ回路を接続したことを特徴とする。
In order to achieve the above object, an invention according to claim 1 includes a video signal input terminal, a video signal processing circuit for appropriately processing a video signal supplied with a positive power supply voltage and a ground voltage and input to the video signal input terminal. A set of an output drive circuit that is supplied with a positive power supply voltage and a negative power supply voltage and receives and amplifies the output signal of the video signal processing circuit, and a video signal output terminal from which the output signal of the output drive circuit outputs is 1 An image processing circuit provided with n channels as a channel, a drive control circuit, 1 to n output circuits which are supplied with a positive power supply voltage and a ground voltage and are controlled by the drive control circuit to generate negative voltages, respectively The negative voltage output from each of the 1 to n output circuits of the charge pump circuit is the output drive of each channel of the video processing circuit. The circuit, characterized in that so as to be supplied as the negative power supply voltage.
According to a second aspect of the present invention, in the video circuit according to the first aspect, one end of the video signal input terminal is provided between the video signal input terminal and the video signal processing circuit of each channel of the video processing circuit. It is characterized in that a capacitor to be connected and a clamp circuit having one end connected to the other end of the capacitor and the other end connected to the input side of the video signal processing circuit are connected.

本発明によれば、各チャネルの出力駆動回路のみに負電圧が供給されるので、ダイナミックレンジ拡大を図りながらも消費電流削減を図ることができ、また、各チャネルの出力駆動回路への負電圧供給はチャージポンプ回路に設けた個々の出力回路から独立して行われるので、チャネル間クロストーク削減およびリップル削減を図ることができる。   According to the present invention, since the negative voltage is supplied only to the output drive circuit of each channel, the current consumption can be reduced while expanding the dynamic range, and the negative voltage applied to the output drive circuit of each channel. Since the supply is performed independently from the individual output circuits provided in the charge pump circuit, it is possible to reduce crosstalk between channels and reduce ripples.

図1は本発明の実施例の映像回路の構成を示すブロック図である。映像処理回路10は第1チャネル用の映像信号処理回路111と出力駆動回路121、第2チャネル用の映像信号処理回路112と出力駆動回路122、・・・、第nチャネル用の映像信号処理回路11nと出力駆動回路12nが設けられている。nは2以上の自然数である。   FIG. 1 is a block diagram showing the configuration of a video circuit according to an embodiment of the present invention. The video processing circuit 10 includes a video signal processing circuit 111 and an output driving circuit 121 for the first channel, a video signal processing circuit 112 and an output driving circuit 122 for the second channel,..., A video signal processing circuit for the nth channel. 11n and an output drive circuit 12n are provided. n is a natural number of 2 or more.

映像信号処理回路111,112,・・・,11nには正電源電圧+Vと接地電圧GNDが供給され、入力映像信号に対して画像処理(色相調整、コントラスト調整、拡大、縮小、エッジ強調、その他の処理)を行う。出力駆動回路121,122,・・・,12nには正電源電圧+Vと負電源電圧−Vが供給され、映像信号処理回路111,112,・・・,11nの出力信号を増幅して例えば75Ω負荷に供給する。   The positive power supply voltage + V and the ground voltage GND are supplied to the video signal processing circuits 111, 112,..., 11n, and image processing (hue adjustment, contrast adjustment, enlargement, reduction, edge enhancement, etc.) is performed on the input video signal. Process). The output drive circuits 121, 122,..., 12n are supplied with a positive power supply voltage + V and a negative power supply voltage -V, and amplify the output signals of the video signal processing circuits 111, 112,. Supply to the load.

131,132,・・・,13nは映像信号入力端子、141,142.・・・,14nは映像信号出力端子である。各チャネルの入力映像信号としては、輝度信号のYチャネル、コンポジット信号のVチャネル、カラー信号のCチャネル、RGB信号のRチャネル、Gチャネル、Bチャネル、その他がある。   131, 132,..., 13n are video signal input terminals, 141, 142. ..., 14n are video signal output terminals. Input video signals for each channel include a Y channel for luminance signals, a V channel for composite signals, a C channel for color signals, an R channel for RGB signals, a G channel, a B channel, and others.

チャージポンプ回路20には、駆動制御回路21と、その駆動制御回路21によって個別に駆動制御されるn個の出力回路221,222,・・・,22nが設けられている。この出力回路221,222,・・・,22nとしては、それぞれ、前記した図4のような構成の回路を使用することができ、正電源電圧+Vと接地電圧GNDが供給されて負電圧−Vを生成し、映像処理回路10の各出力駆動回路121,122,・・・,12nに負電源電圧−Vとして供給する。   The charge pump circuit 20 includes a drive control circuit 21 and n output circuits 221, 222,..., 22n that are individually driven and controlled by the drive control circuit 21. As the output circuits 221, 222,..., 22n, the circuit having the configuration as shown in FIG. 4 can be used, and the positive power supply voltage + V and the ground voltage GND are supplied to the negative voltage −V. , And supplied to the output drive circuits 121, 122,..., 12n of the video processing circuit 10 as a negative power supply voltage −V.

以上の構成によって、各チャネルの映像信号処理回路111,112,・・・,11nには正電源電圧+Vと接地電圧GNDが供給され、正電源電圧+Vと負電源電圧−Vは出力駆動回路121,122,・・・,12nのみに供給されるので、各チャネルにおいて最大+Vから−Vまで振幅を確保してダイナミックレンジを拡大を図りながら、消費電流を削減することができる。   With the above configuration, the positive power supply voltage + V and the ground voltage GND are supplied to the video signal processing circuits 111, 112,..., 11 n of each channel, and the positive power supply voltage + V and the negative power supply voltage −V are output drive circuit 121. , 122,..., 12n are supplied to each channel, so that the current consumption can be reduced while ensuring the maximum amplitude from + V to −V and expanding the dynamic range in each channel.

また、負電源電圧−Vは出力駆動回路121,122,・・・,12nに個々に独立して供給されるので、チャネル間のクロストークが削減でき、また、出力駆動回路121,122,・・・,12nの内の一部のチャネルの回路が大電流で動作する場合があっても、他のチャネルの回路には影響を与えないので、リップルが悪化することも防止できる。   Further, since the negative power supply voltage -V is independently supplied to the output drive circuits 121, 122,..., 12n, crosstalk between channels can be reduced, and the output drive circuits 121, 122,. .., Even if a circuit of some of the channels in 12n operates with a large current, it does not affect the circuits of other channels, so that the ripple can be prevented from deteriorating.

図2は別の実施例の映像回路の構成を示すブロック図である。図2の映像回路では、各チャネルの映像信号入力端子131,132,・・・,13nと映像信号処理回路111,112,・・・,11nとの間に、外付けの直流カット用のコンデンサC11,C12,・・・,C1nと入力クランプ回路151,152,・・・,15nを接続して、各チャネルにおいて、入力する映像信号のシンクチップやペデスタルを所定のレベルにクランプするようにした。このようにすることで、映像信号のペデスタルが固定されるので映像信号のAPL(映像信号平均レベル)の変動が少なくなり、出力駆動回路121,122,・・・,12nのダイナミックレンジに余裕をもたせることができる。   FIG. 2 is a block diagram showing a configuration of a video circuit according to another embodiment. In the video circuit of FIG. 2, an external DC cut capacitor is provided between the video signal input terminals 131, 132,..., 13n of each channel and the video signal processing circuits 111, 112,. .., 15n are connected to C11, C12,..., C1n, and the sync chip or pedestal of the input video signal is clamped to a predetermined level in each channel. . In this way, since the pedestal of the video signal is fixed, the fluctuation of the APL (video signal average level) of the video signal is reduced, and there is room in the dynamic range of the output drive circuits 121, 122,. Can be given.

なお、上記実施例では、n個の出力回路から出力する負電圧がそれぞれn個の出力駆動回路に供給される場合について説明したが、映像品質の劣化のない範囲で、1個の出力回路から出力される負電圧が、2個以上の出力駆動回路に供給される場合もある。例えば、入力映像信号がY(輝度)信号、C(カラー)信号、V(YC重畳)信号、R(レッド)信号、G(グリーン)信号、B(ブルー)信号の場合、1つの出力回路から、Y信号、C信号、V信号が入力する映像処理回路の出力駆動回路に負電圧を供給し、別の1つの出力回路からR信号、G信号、B信号が入力する映像処理回路の出力駆動回路に負電圧を供給するように構成してもよい。あるいはさらに、1つの出力回路からY信号、V信号が入力する映像処理回路の出力駆動回路に負電圧を供給し、別の1つの出力回路からC信号が入力する映像処理回路の出力駆動回路に負電圧を供給するように構成してもよい。このような構成にすると、出力回路の個数を出力駆動回路の個数より減らすことができ、チップ面積の小型化のために有効となる。   In the above embodiment, a case has been described in which negative voltages output from n output circuits are supplied to n output drive circuits, respectively. In some cases, the output negative voltage is supplied to two or more output drive circuits. For example, when the input video signal is a Y (luminance) signal, a C (color) signal, a V (YC superimposition) signal, an R (red) signal, a G (green) signal, or a B (blue) signal, from one output circuit A negative voltage is supplied to the output drive circuit of the video processing circuit to which the Y, C, and V signals are input, and the output drive of the video processing circuit to which the R, G, and B signals are input from another output circuit You may comprise so that a negative voltage may be supplied to a circuit. Alternatively, a negative voltage is supplied to the output drive circuit of the video processing circuit to which the Y signal and V signal are input from one output circuit, and the output drive circuit of the video processing circuit to which the C signal is input from another output circuit. You may comprise so that a negative voltage may be supplied. With this configuration, the number of output circuits can be reduced from the number of output drive circuits, which is effective for reducing the chip area.

本発明の実施例の映像回路の構成を示すブロック図である。It is a block diagram which shows the structure of the video circuit of the Example of this invention. 本発明の別の実施例の映像回路の構成を示すブロック図である。It is a block diagram which shows the structure of the video circuit of another Example of this invention. 従来の映像回路の構成を示すブロック図である。It is a block diagram which shows the structure of the conventional video circuit. チャージポンプ回路の出力回路の回路図である。It is a circuit diagram of the output circuit of a charge pump circuit.

符号の説明Explanation of symbols

10:映像処理回路、111〜11n:映像信号処理回路、121〜12n:出力駆動回路、13,131〜13n:映像信号入力端子、14,141〜14n:映像信号出力端子、151〜15n:入力クランプ回路
20:チャージポンプ回路、21:駆動制御回路、22,221〜22n:出力回路
DESCRIPTION OF SYMBOLS 10: Video processing circuit, 111-11n: Video signal processing circuit, 121-12n: Output drive circuit, 13, 131-13n: Video signal input terminal, 14, 141-14n: Video signal output terminal, 151-15n: Input Clamp circuit 20: Charge pump circuit, 21: Drive control circuit, 22, 221-22n: Output circuit

Claims (2)

映像信号入力端子と、正電源電圧と接地電圧が供給され前記映像信号入力端子に入力した映像信号を適宜処理する映像信号処理回路と、正電源電圧と負電源電圧が供給され前記映像信号処理回路の出力信号を入力して増幅する出力駆動回路と、該出力駆動回路の出力信号が出力する映像信号出力端子とからなる組を1チャネルとして、nチャネルが設けられた映像処理回路と、
駆動制御回路と、正電源電圧と接地電圧が供給され前記駆動制御回路によって制御されて負電圧をそれぞれ発生する1〜n個の出力回路とを有するチャージポンプ回路を備え、
前記チャージポンプ回路の前記1〜n個の出力回路からそれぞれ出力する前記負電圧が、前記映像処理回路の前記各チャネルの出力駆動回路に、前記負電源電圧としてそれぞれ供給されるようにしたことを特徴とする映像回路。
A video signal input terminal, a video signal processing circuit for appropriately processing a video signal supplied with a positive power supply voltage and a ground voltage and input to the video signal input terminal, and a video signal processing circuit supplied with a positive power supply voltage and a negative power supply voltage A video processing circuit provided with n channels, with a set of an output drive circuit that receives and amplifies the output signal and a video signal output terminal from which the output signal of the output drive circuit is output as one channel;
A charge pump circuit having a drive control circuit, and 1 to n output circuits which are supplied with a positive power supply voltage and a ground voltage and are controlled by the drive control circuit to generate negative voltages,
The negative voltage output from each of the 1 to n output circuits of the charge pump circuit is supplied as the negative power supply voltage to the output drive circuit of each channel of the video processing circuit. Characteristic video circuit.
請求項1に記載の映像回路において、
前記映像処理回路の各チャネルの前記映像信号入力端子と前記映像信号処理回路との間に、前記映像信号入力端子に一端が接続されるコンデンサと、該コンデンサの他端に一端が接続され他端が前記映像信号処理回路の入力側に接続されるクランプ回路を接続したことを特徴とする映像回路。
The video circuit according to claim 1,
Between the video signal input terminal of each channel of the video processing circuit and the video signal processing circuit, a capacitor having one end connected to the video signal input terminal and one end connected to the other end of the capacitor A video circuit comprising a clamp circuit connected to the input side of the video signal processing circuit.
JP2006090803A 2006-03-29 2006-03-29 Video circuit Pending JP2007267147A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006090803A JP2007267147A (en) 2006-03-29 2006-03-29 Video circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006090803A JP2007267147A (en) 2006-03-29 2006-03-29 Video circuit

Publications (1)

Publication Number Publication Date
JP2007267147A true JP2007267147A (en) 2007-10-11

Family

ID=38639674

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006090803A Pending JP2007267147A (en) 2006-03-29 2006-03-29 Video circuit

Country Status (1)

Country Link
JP (1) JP2007267147A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004091091A1 (en) * 2003-04-07 2004-10-21 Philips Intellectual Property & Standards Gmbh Digital amplifier
JP2005151468A (en) * 2003-11-19 2005-06-09 Sanyo Electric Co Ltd Amplifier

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004091091A1 (en) * 2003-04-07 2004-10-21 Philips Intellectual Property & Standards Gmbh Digital amplifier
JP2005151468A (en) * 2003-11-19 2005-06-09 Sanyo Electric Co Ltd Amplifier

Similar Documents

Publication Publication Date Title
US7800566B2 (en) Drive device of color LED backlight
JP4932821B2 (en) Power supply device, light emission control device, display device
US9236794B2 (en) Charge pump circuit and methods of operations thereof
JP3889011B2 (en) Boost power supply device and portable device using the same
US8767105B2 (en) Multi path power for CMOS imagers
KR20080108537A (en) High efficiency converter providing switching amplifier bias
CN113362778A (en) Display device
US7714851B2 (en) Single supply video line driver
JP2007267147A (en) Video circuit
US11108365B2 (en) Class-D amplifier and operating method
EP0913929B1 (en) Audio output amplifier with parallel class AB stages
JP3499235B1 (en) Switching circuit and digital power amplifier
US20120114159A1 (en) Microphone and microphone apparatus
EP1271766A2 (en) A digital power amplifier
US8310479B2 (en) Display panel drive apparatus and display panel drive method
JP4896812B2 (en) Video circuit
JP4419469B2 (en) Camera control unit and monitoring system
JPS6347119Y2 (en)
KR102270358B1 (en) Data Driving Unit And Display Device Including The Same
US11798509B2 (en) Display driver and display apparatus
JPS61161094A (en) Circuit apparatus for color tv receiver for adjusting contrast and color saturation
JP3108128U (en) Inverter circuit to suppress power conduction interference
WO2006088604B1 (en) Method and apparatus for an improved power amplifier
US20110181353A1 (en) Two-channel operational amplifier circuit
JP5058704B2 (en) Video circuit

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090107

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100921

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101007

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101129

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20110426