JP2007129639A - Optical burst cell signal reception circuit - Google Patents

Optical burst cell signal reception circuit Download PDF

Info

Publication number
JP2007129639A
JP2007129639A JP2005322348A JP2005322348A JP2007129639A JP 2007129639 A JP2007129639 A JP 2007129639A JP 2005322348 A JP2005322348 A JP 2005322348A JP 2005322348 A JP2005322348 A JP 2005322348A JP 2007129639 A JP2007129639 A JP 2007129639A
Authority
JP
Japan
Prior art keywords
circuit
apd
cell signal
burst cell
optical burst
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005322348A
Other languages
Japanese (ja)
Other versions
JP4548669B2 (en
Inventor
Takashi Nakanishi
隆 中西
Kenichi Suzuki
謙一 鈴木
Yoshikazu Urabe
義和 卜部
Masatoshi Jiyuubayashi
正俊 十林
Masao Suzuki
正雄 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NTT Electronics Corp
Nippon Telegraph and Telephone Corp
Original Assignee
NTT Electronics Corp
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NTT Electronics Corp, Nippon Telegraph and Telephone Corp filed Critical NTT Electronics Corp
Priority to JP2005322348A priority Critical patent/JP4548669B2/en
Publication of JP2007129639A publication Critical patent/JP2007129639A/en
Application granted granted Critical
Publication of JP4548669B2 publication Critical patent/JP4548669B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To achieve a high sensitivity and a wide dynamic range, and to eliminate an influence of trailing without using a special circuit. <P>SOLUTION: A level of an electric burst cell signal outputted from an APD 1 is detected by a level detection circuit 4 to determine an intensity of reception light, and a bias voltage applied to the APD 1 by an APD driving circuit 2 is switched to a high voltage in a moment in the case of a low intensity of reception light, and also is switched to a low voltage in a moment in the case of a low intensity of reception light. <P>COPYRIGHT: (C)2007,JPO&INPIT

Description

本発明は、PON(Passive Optical Network:受動光ネットワーク)システムの上り信号受信器におけるAPD(アバランシェフォトダイオード)を用いた光バーストセル信号受信回路に関するものである。   The present invention relates to an optical burst cell signal receiving circuit using an APD (avalanche photodiode) in an upstream signal receiver of a PON (Passive Optical Network) system.

PONシステムは、光ファイバ伝送路及び局装置を複数のユーザで共有する費用効率の高いシステムである。PONサービス加入者が急激に増加しており、伝送効率の向上や高速化に関する研究が盛んに行われている(例えば、非特許文献1参照)。今後、都市部だけでなく郊外エリアにもPONシステムのサービスエリアが拡大し、ユーザ数の増加や新たなサービスの登場による伝送速度の高速化が必要になると考えられる。従って伝送距離の延長や分岐数の増加によるPON区間の光損失の増加や高速化による受信感度劣化が問題となる。   The PON system is a cost-effective system in which an optical fiber transmission line and a station apparatus are shared by a plurality of users. The number of PON service subscribers is increasing rapidly, and research on improvement of transmission efficiency and speeding up is actively conducted (for example, see Non-Patent Document 1). In the future, the service area of the PON system will expand not only in urban areas but also in suburban areas, and it will be necessary to increase the transmission speed by increasing the number of users and the appearance of new services. Therefore, an increase in optical loss in the PON section due to an increase in transmission distance or an increase in the number of branches and a deterioration in reception sensitivity due to speeding up become problems.

図4(a)はこのPONシステムの構成を示す図で、31は局側のOLT(Optical Line Terminal)、32はユーザ側のONU(Optical Ntework Unit)、33は光スプリッタ、34は光ファイバ伝送路である。ONU32は光スプリッタ33を介して複数がOLT31に対して接続される。このPONシステムでは、OLT31からONU32への送信(下り)信号は連続光であるが、OLT31とONU32との間の距離がユーザによって異なるため、ONU32からOLT31への送信(上り)信号は、図4(b)に示すように、ユーザによって光強度の異なる光バーストセル信号となる。従って、OLT31側の受信器には高感度化と異強度光バーストセル信号を受信できる広ダイナミックレンジ化が求められる。   FIG. 4A is a diagram showing the configuration of this PON system, 31 is an OLT (Optical Line Terminal) on the station side, 32 is an ONU (Optical Network Unit) on the user side, 33 is an optical splitter, and 34 is an optical fiber transmission. Road. A plurality of ONUs 32 are connected to the OLT 31 via the optical splitter 33. In this PON system, the transmission (downstream) signal from the OLT 31 to the ONU 32 is continuous light. However, since the distance between the OLT 31 and the ONU 32 differs depending on the user, the transmission (upstream) signal from the ONU 32 to the OLT 31 is shown in FIG. As shown in (b), the optical burst cell signal has different light intensity depending on the user. Accordingly, the receiver on the OLT 31 side is required to have a high dynamic range and a wide dynamic range capable of receiving a different intensity optical burst cell signal.

受信感度改善の有効な手段として増倍作用を持っAPDを用いる方法がある。しかし、この場合、APD駆動回路の瞬時応答性に起因する後記する「すそひき」が発生し、特に強い光バーストセル受信時に、次に続く弱いバーストセル信号の受信を妨げるという問題があった。   As an effective means for improving reception sensitivity, there is a method using APD having a multiplication effect. However, in this case, there is a problem that “slowing”, which will be described later, is caused by the instantaneous response of the APD driving circuit, and the reception of the next weak burst cell signal is hindered particularly when a strong optical burst cell is received.

そこで、この問題に対して、光バーストセル信号の強度にあわせてAPD増倍率を設定することで、高感度化と広ダイナミックレンジ化を実現する光バーストセル信号受信回路が提案されている(例えば、特許文献1参照)。   To solve this problem, an optical burst cell signal receiving circuit that realizes high sensitivity and wide dynamic range by setting an APD multiplication factor according to the intensity of the optical burst cell signal has been proposed (for example, , See Patent Document 1).

図5はこの光バーストセル信号受信回路を示す図であり、APD1、APD駆動回路9、プリアンプ3、レベル検出回路4、AGC(Automatic Gain Control)回路5、識別タイミング抽出回路6、バイパス回路7、スイッチSW1,SW2からなる切替器8で構成されている。   FIG. 5 is a diagram showing this optical burst cell signal receiving circuit. APD1, APD driving circuit 9, preamplifier 3, level detecting circuit 4, AGC (Automatic Gain Control) circuit 5, identification timing extracting circuit 6, bypass circuit 7, The switch 8 is composed of switches SW1 and SW2.

この光バーストセル信号受信回路では、入力された光強度の異なる光バーストセル信号はAPD1で電気バーストセル信号に光電変換されプリアンプ3に出力される。プリンアンプ3の出力はレベル検出回路4に入力され、受信光電力レベルが閾値判定された後、APD駆動回路9に出力される。APD駆動回路9ではレベル検出回路4の出力に基づき、APDバイアス電圧を変更しAPD1の増倍率を制御する。切替器8は「すそひき」の影響を除去するための回路である。「すそひき」は強バーストセル信号の直後に弱バーストセル信号を受信する時、その影響が弱バーストセル信号に干渉し、受信感度を劣化させる現象である。   In this optical burst cell signal receiving circuit, the input optical burst cell signals having different optical intensities are photoelectrically converted into electric burst cell signals by the APD 1 and output to the preamplifier 3. The output of the print amplifier 3 is input to the level detection circuit 4, and after the received optical power level is determined as a threshold, it is output to the APD drive circuit 9. The APD drive circuit 9 changes the APD bias voltage based on the output of the level detection circuit 4 and controls the multiplication factor of the APD 1. The switching unit 8 is a circuit for removing the influence of “slow pull”. “Sosohiki” is a phenomenon in which when a weak burst cell signal is received immediately after a strong burst cell signal, the influence interferes with the weak burst cell signal and degrades reception sensitivity.

切替器8はこの「すそひき」が識別タイミング抽出回路6に入力されないように、「すそひき」が発生している間、切替器8のスイッチSW2をオフし、スイッチSW1をバイパス回路7に接続する。そして、「すそひき」の影響が現れない時間では再度スイッチSW1をオフし、スイッチSW2をオンして、APD1で変換した電気バーストセル信号を識別タイミング抽出回路6に入力する。以上により、「すそひき」の影響を排除し、高感度かつ広ダイナミックレンジ化を実現している。
Xing-Zhi Qiu,Peter Ossieur,Johan Bauwelinck,Yanchun Yi,Dieter Verhulst,Jan Vandewege,Benoit De Vos,and Paolo Solina,"Development of GPON Upstream Physical-Media-Dependent Prototypes",JOURNAL OF LIGHTWAVE TECHNOLOGY,VOL.22,NO.11,NOVEMBER 2004,p2498-2508. 特開平11−355218号公報
The switching device 8 turns off the switch SW2 of the switching device 8 and connects the switch SW1 to the bypass circuit 7 while the “slowing” occurs so that this “slowing” is not input to the identification timing extraction circuit 6. To do. Then, the switch SW1 is turned off again, the switch SW2 is turned on again, and the electric burst cell signal converted by the APD1 is input to the identification timing extraction circuit 6 during the time when the influence of “soohiki” does not appear. As described above, the effect of “Sosohiki” is eliminated, and high sensitivity and wide dynamic range are realized.
Xing-Zhi Qiu, Peter Ossieur, Johan Bauwelinck, Yanchun Yi, Dieter Verhulst, Jan Vandewege, Benoit De Vos, and Paolo Solina, "Development of GPON Upstream Physical-Media-Dependent Prototypes", JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL.22 NO.11, NOVEMBER 2004, p2498-2508. Japanese Patent Laid-Open No. 11-355218

上記のように特許文献1では、「すそひき」が発生している期間だけAPD1を切替器8を用いてバイパス回路7に接続することで、APD1の「すそひき」の影響を排除していたが、この方法は切替器8やバイパス回路7が必要であり、その構成や切替制御が複雑になるという問題があった。また、切替器8が持つ大きな寄生容量成分の影響により、プリアンプに入力される雑音電流密度が大きくなる問題もあった。   As described above, in Patent Document 1, the APD 1 is connected to the bypass circuit 7 using the switch 8 only during the period in which the “slowing” occurs, thereby eliminating the influence of the “slowing” of the APD 1. However, this method requires the switch 8 and the bypass circuit 7 and has a problem that its configuration and switching control are complicated. There is also a problem that the noise current density input to the preamplifier becomes large due to the influence of the large parasitic capacitance component of the switch 8.

本発明はこのような背景の下になされたものであり、瞬時にバイアス電圧を変更可能とする回路を用いてAPD増倍率を制御し、高感度化および広ダイナミックレンジ化を達成するとともに、「すそひき」の影響を除去するための特別な回路を必要としない、光バーストセル信号受信回路を提供することを目的とする。   The present invention has been made under such a background, and controls the APD multiplication factor by using a circuit capable of instantaneously changing the bias voltage to achieve high sensitivity and wide dynamic range. It is an object of the present invention to provide an optical burst cell signal receiving circuit that does not require a special circuit for eliminating the influence of "soaking".

上記課題を解決するために、請求項1にかかる発明の光バーストセル信号受信回路は、入力する光バーストセル信号を電気バーストセル信号に変換するAPDと、該電気バーストセル信号のレベルを検出して受信光強度を判定するレベル検出回路と、該レベル検出回路で判定された受信光強度に応じて前記APDに印加するバイアス電圧を切り替えるAPD駆動回路とを具備し、前記APD駆動回路は、前記レベル検出回路で判定された受信光強度が高いときはオンし、低いときはオフするスイッチ手段と、該スイッチ手段がオンするときは低いバイアス電圧を出力し、オフするときは高いバイアス電圧を出力する分圧回路とを具備することを特徴とする。
請求項2にかかる発明は、請求項1に記載の光バーストセル信号受信回路において、前記APD駆動回路を、初期状態で前記APDに印加するバイアス電圧を高電圧に切り替え、前記レベル検出回路で判定された受信光強度が高いとき低電圧に切り替え、低くなくなったとき高電圧に切り替えるAPD駆動回路に置き換えたことを特徴とする。
請求項3にかかる発明は、請求項2に記載の光バーストセル信号受信回路において、前記APD駆動回路は、前記レベル検出回路で判定された受信光強度を示す信号を微分して前記バーストセル信号の開始時点と終了時点で微分パルスを発生するハイパスフィルタと、初期状態でリセットされ、前記ハイパスフィルタの前記開始時点を示す微分パルスが第1の基準値を超えるときセットされ、前記終了時点を示す微分パルスが第2の基準値を下回るときリセットされるラッチ回路と、該ラッチ回路がリセットされると前記APDに印加するバイアス電圧を高電圧に切り替え、前記ラッチ回路がセットされると低電圧に切り替えるスイッチ手段とを備えることを特徴とする。
In order to solve the above problems, an optical burst cell signal receiving circuit according to a first aspect of the present invention detects an APD that converts an input optical burst cell signal into an electric burst cell signal, and a level of the electric burst cell signal. A level detection circuit that determines the received light intensity, and an APD drive circuit that switches a bias voltage applied to the APD according to the received light intensity determined by the level detection circuit. Switch means that turns on when received light intensity determined by the level detection circuit is high, and turns off when low, and outputs a low bias voltage when the switch means turns on, and outputs a high bias voltage when the switch means turns off And a voltage dividing circuit.
According to a second aspect of the present invention, in the optical burst cell signal receiving circuit according to the first aspect, the APD driving circuit switches the bias voltage applied to the APD to a high voltage in an initial state, and is determined by the level detection circuit. The APD driving circuit is switched to a low voltage when the received light intensity is high and switched to a high voltage when the received light intensity is low.
According to a third aspect of the present invention, in the optical burst cell signal receiving circuit according to the second aspect, the APD driving circuit differentiates the signal indicating the received light intensity determined by the level detecting circuit to differentiate the burst cell signal. A high-pass filter that generates a differential pulse at the start time and end time, and is reset in an initial state, and is set when the differential pulse indicating the start time of the high-pass filter exceeds a first reference value to indicate the end time A latch circuit that is reset when the differential pulse falls below the second reference value, and the bias voltage applied to the APD is switched to a high voltage when the latch circuit is reset, and the voltage is lowered when the latch circuit is set. And switch means for switching.

本発明によれば、APDの増倍率を決定するバイアス電圧の変更を瞬時に行うことが可能となるため、「すそひき」の影響をバイパスする切替器が不要となる。また、切替器が持つ大きな寄生容量成分の除去により、プリアンプに入力される雑音電流密度が低減し、受信系全体の受信感度向上効果も同時に得られる。従って高受信感度化および広ダイナミックレンジ化を同時に実現し、PONフレームオーバヘッドの増加が不要な高効率伝送が可能となる。   According to the present invention, it is possible to instantaneously change the bias voltage that determines the multiplication factor of the APD, so that a switching device that bypasses the influence of “slowing” becomes unnecessary. Further, by removing the large parasitic capacitance component of the switch, the noise current density input to the preamplifier is reduced, and the reception sensitivity improvement effect of the entire reception system can be obtained at the same time. Therefore, high reception sensitivity and wide dynamic range can be realized at the same time, and high-efficiency transmission that does not require an increase in PON frame overhead is possible.

[第1実施例]
図1は本発明の第1実施例の光バーストセル信号受信回路の構成を示すブロック図であり、1は光バーストセル信号を電気バーストセル信号に変換するAPD、2はAPD1にバイアス電圧を与えるAPD駆動回路、3はプリアンプ、4は電気バーストセル信号を入力して閾値と比較し光強度の高低を判定するレベル検出回路、5は電気バーストセル信号を一定のレベルに増幅するAGC(Automatic Gain Control)回路、6は電気バーストセル信号を入力してクロック抽出とデータ識別を行う識別タイミング抽出回路である。
[First embodiment]
FIG. 1 is a block diagram showing a configuration of an optical burst cell signal receiving circuit according to a first embodiment of the present invention. 1 is an APD that converts an optical burst cell signal into an electric burst cell signal, and 2 is a bias voltage applied to APD 1. APD driving circuit, 3 is a preamplifier, 4 is a level detection circuit that receives an electric burst cell signal and compares it with a threshold value to determine the level of light intensity, and 5 is an AGC (Automatic Gain) that amplifies the electric burst cell signal to a certain level. Control) circuit 6 is an identification timing extraction circuit for inputting an electric burst cell signal and performing clock extraction and data identification.

図2は図1におけるAPD駆動回路2の具体的な構成部分を含むブロック図である。APD駆動回路2は、レベル検出回路4からのパルス信号を一定レベルに増幅する増幅器21と、その増幅器21の出力をうけてオン/オフ動作を行うNMOSトランジスタM1(スイッチ手段)と、高増倍率時のバイアス電圧VHを与えるVH出力回路22と、トランジスタM1のオン時にその電圧VHを分圧する抵抗R1,R2と、バイアス電圧VH安定化のための容量C1から構成されている。抵抗R1,R2の共通接続点がバイアス電圧出力点としてAPD1のカソードに接続されている。   FIG. 2 is a block diagram including specific components of the APD driving circuit 2 in FIG. The APD drive circuit 2 includes an amplifier 21 that amplifies the pulse signal from the level detection circuit 4 to a certain level, an NMOS transistor M1 (switch means) that performs an on / off operation in response to the output of the amplifier 21, and a high multiplication factor. VH output circuit 22 for supplying the bias voltage VH at the time, resistors R1 and R2 for dividing the voltage VH when the transistor M1 is turned on, and a capacitor C1 for stabilizing the bias voltage VH. A common connection point of the resistors R1 and R2 is connected to the cathode of the APD 1 as a bias voltage output point.

さて、APD1で受信され電気信号に変換されたバーストセル信号は、プリアンプ3で増幅されレベル検出回路4に入力される。レベル検出回路4では閾値判定が行われ、受信光強度が強いと判断されれば光バーストセル信号の時間に相当するパルス幅のパルス信号が出力され、適正値と判断すればパルス信号は出力されない。このレベル検出回路4の出力信号がAPD駆動回路2内の増幅器21に入力されると、レベル検出回路4のパルス出力がないとき、つまり受信光強度が適正値の場合は、増幅器21の出力は低レベルとなり、トランジスタM1はオフとなる。このときは、VH出力回路22から出力する電圧VHが抵抗R1を経由してAPD1にバイアス電圧として印加する。このとき、APD1は高増倍率に設定される。   The burst cell signal received by the APD 1 and converted into an electric signal is amplified by the preamplifier 3 and input to the level detection circuit 4. In the level detection circuit 4, a threshold value is determined. If it is determined that the received light intensity is strong, a pulse signal having a pulse width corresponding to the time of the optical burst cell signal is output, and if it is determined to be an appropriate value, no pulse signal is output. . When the output signal of the level detection circuit 4 is input to the amplifier 21 in the APD driving circuit 2, when there is no pulse output of the level detection circuit 4, that is, when the received light intensity is an appropriate value, the output of the amplifier 21 is The level becomes low, and the transistor M1 is turned off. At this time, the voltage VH output from the VH output circuit 22 is applied as a bias voltage to the APD 1 via the resistor R1. At this time, APD1 is set to a high multiplication factor.

一方、レベル検出回路4からパルス信号が出力するとき、すなわち受信光強度が強い場合は、増幅器21の出力は高レベルとなり、トランジスタM1はオンとなる。このときのバイアス電圧は、電圧VHを抵抗R1とR2で分圧した低い電圧となるため、APD1は低増倍率に設定される。   On the other hand, when a pulse signal is output from the level detection circuit 4, that is, when the received light intensity is high, the output of the amplifier 21 is at a high level and the transistor M1 is turned on. Since the bias voltage at this time is a low voltage obtained by dividing the voltage VH by the resistors R1 and R2, the APD1 is set to a low multiplication factor.

以上により、APD1に印加するバイアス電圧は、受信した光バーストセル信号の強度が低ければ高電圧、高ければ低電圧に瞬時に切り替えられ、高感度化および広ダイナミックレンジ化を実現でき、且つ「すそひき」の影響を防止することができる。   As described above, the bias voltage applied to the APD 1 can be instantaneously switched to a high voltage if the intensity of the received optical burst cell signal is low, and to a low voltage if the intensity is high, thereby realizing high sensitivity and wide dynamic range. It is possible to prevent the influence of “Hiki”.

[第2実施例]
図3は第2実施例のAPD駆動回路2の具体的な構成部分を含むブロック図である。APD駆動回路2は、容量C2と抵抗R3,R4からなりレベル検出回路4から出力するパルス信号を微分するハイパスフィルタ23と、基準電圧Vaと比較器CP1からなりハイパスフィルタ23の出力パルス信号が電圧Vaより高いとき低増倍率設定指令を出す低増倍率設定回路24と、基準電圧Vbと比較器CP2からなりハイパスフィルタ23の出力パルス信号が電圧Vbを下回るとき高増倍率設定指令を出す高増倍率設定回路25と、それら設定回路24,25の出力信号(高レベルへの立上り)によりセット/リセットを行うラッチ回路26と、高増倍率用のバイアス電圧VHを与えるVH出力回路27と、低増倍率用のバイアス電圧VLを与えるVL出力回路28と、CMOS接続されラッチ回路26の出力を受けるPMOSトランジスタM2およびNMOSトランジスタM3(スイッチ手段)とから構成されている。
[Second Embodiment]
FIG. 3 is a block diagram including specific components of the APD driving circuit 2 of the second embodiment. The APD driving circuit 2 includes a capacitor C2 and resistors R3 and R4, a high-pass filter 23 that differentiates a pulse signal output from the level detection circuit 4, and a reference voltage Va and a comparator CP1. The output pulse signal of the high-pass filter 23 is a voltage. A low multiplication factor setting circuit 24 that issues a low multiplication factor setting command when higher than Va, and a high multiplication factor that issues a high multiplication factor setting command when the output pulse signal of the high-pass filter 23 is lower than the voltage Vb. Magnification setting circuit 25, latch circuit 26 that performs set / reset by the output signals (rise to high level) of these setting circuits 24, 25, VH output circuit 27 that provides bias voltage VH for high multiplication factor, A VL output circuit 28 for applying a bias voltage VL for multiplication factor, and a PMOS connected to the CMOS and receiving the output of the latch circuit 26 Transistor M2 and the NMOS transistor M3 is configured from a (switching means).

さて、図2の実施例と同様の動作により、レベル検出回路4に入力された信号はそこで閾値判定され、受信光バーストセル信号の強度が高い場合はパルス信号が出力してAPD駆動回路2に入力する。APD駆動回路2では、このパルス信号がハイパスフィルタ23において微分され、そのパルス信号開始時と終了時に大きな振幅をもつ波形の微分パルス信号が生成され、低増倍率設定回路24と高増倍率設定回路25に入力される。低増倍率設定回路24では電圧Vaを上回るレベルのパルス信号が入力されると高レベル信号が立上り、高増倍得率設定回路25では電圧Vbを下回るレベルの信号が入力されると高レベル信号が立ち上がるので、ハイパスフィルタ23の出力電圧VoがVb<Vo<Vaであれば、低増倍率設定回路24と高増倍率設定回路25の出力は高レベルにならず、ラッチ回路26はセット端子S、リセット端子Rのいずれにも高レベルの立上り信号は入力せず、現在の状態を維持する。   2, the signal input to the level detection circuit 4 is subjected to threshold determination, and when the intensity of the received optical burst cell signal is high, a pulse signal is output to the APD driving circuit 2. input. In the APD driving circuit 2, the pulse signal is differentiated by the high-pass filter 23, and a differential pulse signal having a large amplitude is generated at the start and end of the pulse signal, and the low multiplication factor setting circuit 24 and the high multiplication factor setting circuit are generated. 25. In the low multiplication factor setting circuit 24, when a pulse signal having a level higher than the voltage Va is input, a high level signal rises. In the high multiplication factor setting circuit 25, a signal having a level lower than the voltage Vb is input. Therefore, if the output voltage Vo of the high-pass filter 23 is Vb <Vo <Va, the outputs of the low multiplication factor setting circuit 24 and the high multiplication factor setting circuit 25 do not become high, and the latch circuit 26 has the set terminal S. No high level rising signal is input to any of the reset terminals R, and the current state is maintained.

このラッチ回路26の出力Qが高レベルのときは、トランジスタM2がオフ、M3がオンとなって低増倍率をあたえるバイアス電圧VLが出力し、低レベルのときはトランジスタM2がオン、M3がオフとなって高増倍率を与えるバイアス電圧VHが出力する。初期状態は高増倍率を与えるバイアス電圧VHが出力されるよう、ラッチ回路26がリセット状態に設定されている。このラッチ回路26は新たな入力があるまで以前の状態を記憶する。   When the output Q of the latch circuit 26 is high, the transistor M2 is turned off and M3 is turned on to output a bias voltage VL that gives a low multiplication factor. When the output Q is low, the transistor M2 is turned on and M3 is turned off. Thus, a bias voltage VH giving a high multiplication factor is output. In the initial state, the latch circuit 26 is set to the reset state so that a bias voltage VH giving a high multiplication factor is output. The latch circuit 26 stores the previous state until a new input is received.

APD1に高強度の光バーストセル信号が入力されると、その初頭部分でハイパスフィルタ23の出力微分パルスのレベルが電圧Vaを上回るため、低増倍率設定回路24の出力が高レベルとなり、ラッチ回路26の出力Qが高レベルとなり、トランジスタM3がオンとなって、APD1にはバイアス電圧VLが印加され、低増倍率に設定される。このときは、この後にハイパスフィルタ23の出力微分パルスのレベルがVbを下回るので、高増倍率設定回路25の出力が高レベルとなりラッチ回路26がリセットされ、その出力Qが低レベルとなって、トランジスタM3がオフ、トランジスタM2がオンとなり、高倍率を与えるバイアス電圧VHが出力する。つまり、初期状態にリセットされる。   When a high-intensity optical burst cell signal is input to the APD 1, the output differential pulse level of the high-pass filter 23 exceeds the voltage Va at the beginning of the APD 1, so that the output of the low multiplication factor setting circuit 24 becomes high, and the latch circuit 26, the output Q becomes high, the transistor M3 is turned on, the bias voltage VL is applied to the APD1, and the low multiplication factor is set. At this time, since the level of the output differential pulse of the high-pass filter 23 is lower than Vb thereafter, the output of the high multiplication factor setting circuit 25 becomes high, the latch circuit 26 is reset, and the output Q becomes low, The transistor M3 is turned off and the transistor M2 is turned on, and a bias voltage VH giving a high magnification is output. That is, it is reset to the initial state.

このように、本実施例でも、APD1に印加するバイアス電圧は、受信した光バーストセル信号の強度が低ければ高電圧、高ければ低電圧に瞬時に切り替えられ、高感度化および広ダイナミックレンジ化を実現でき、且つ「すそひき」の影響を防止することができる。さらに本実施例では、初期では高いバイアス電圧VHに設定されているが、高強度の光バーストセル信号が入力したときは低いバイアス電圧VLが設定され、その光バーストセル信号が終了するとき、高いバイアス電圧VHに再設定されて次の光バーストセル信号の受信に備える。   As described above, also in this embodiment, the bias voltage applied to the APD 1 is instantaneously switched to a high voltage when the intensity of the received optical burst cell signal is low, and to a low voltage when it is high, thereby achieving high sensitivity and a wide dynamic range. This can be realized, and the influence of “sowing” can be prevented. Furthermore, in this embodiment, the bias voltage VH is initially set to be high, but when a high-intensity optical burst cell signal is input, a low bias voltage VL is set, and when the optical burst cell signal ends, the bias voltage VH is high. The bias voltage VH is reset to prepare for reception of the next optical burst cell signal.

本発明の第1実施例の光バーストセル信号受信回路の構成を示すブロック図である。1 is a block diagram showing a configuration of an optical burst cell signal receiving circuit according to a first embodiment of the present invention. FIG. 第1実施例のAPD駆動回路部分を含む光バーストセル信号受信回路の要部のブロック図である。It is a block diagram of the principal part of the optical burst cell signal receiving circuit containing the APD drive circuit part of 1st Example. 第2実施例のAPD駆動回路部分を含む光バーストセル信号受信回路の要部のブロック図である。It is a block diagram of the principal part of the optical burst cell signal receiving circuit containing the APD drive circuit part of 2nd Example. (a)はPONシステムの概略説明図、(b)はPON上りバーストセル信号を示す波形図である。(a) is a schematic explanatory diagram of the PON system, and (b) is a waveform diagram showing a PON upstream burst cell signal. 従来の光バーストセル信号受信回路の構成を示すブロック図である。It is a block diagram which shows the structure of the conventional optical burst cell signal receiving circuit.

符号の説明Explanation of symbols

1:APD(アバランシェフォトダイオード)
2:APD駆動回路、21:増幅器、22:VH出力回路、23:ハイパスフィルタ、24:低増倍率設定回路、25:高増倍率設定回路、26:ラッチ回路、27:VH出力回路、28:VL出力回路
3:プリアンプ
4:レベル検出回路
5:AGC回路
6:識別タイミング抽出回路
7:バイパス回路
8:切替器
9:APD駆動回路
1: APD (avalanche photodiode)
2: APD driving circuit, 21: amplifier, 22: VH output circuit, 23: high-pass filter, 24: low multiplication factor setting circuit, 25: high multiplication factor setting circuit, 26: latch circuit, 27: VH output circuit, 28: VL output circuit 3: Preamplifier 4: Level detection circuit 5: AGC circuit 6: Identification timing extraction circuit 7: Bypass circuit 8: Switch 9: APD drive circuit

Claims (3)

入力する光バーストセル信号を電気バーストセル信号に変換するAPDと、該電気バーストセル信号のレベルを検出して受信光強度を判定するレベル検出回路と、該レベル検出回路で判定された受信光強度に応じて前記APDに印加するバイアス電圧を切り替えるAPD駆動回路とを具備し、
前記APD駆動回路は、前記レベル検出回路で判定された受信光強度が高いときはオンし、低いときはオフするスイッチ手段と、該スイッチ手段がオンするときは低いバイアス電圧を出力し、オフするときは高いバイアス電圧を出力する分圧回路とを具備することを特徴とする光バーストセル信号受信回路。
An APD that converts an input optical burst cell signal into an electrical burst cell signal, a level detection circuit that detects the level of the electrical burst cell signal and determines the received light intensity, and the received light intensity determined by the level detection circuit And an APD driving circuit that switches a bias voltage applied to the APD according to
The APD drive circuit is turned on when the received light intensity determined by the level detection circuit is high, and is turned off when the received light intensity is low. When the switch means is turned on, the APD drive circuit outputs a low bias voltage and turns off. And a voltage dividing circuit for outputting a high bias voltage.
請求項1に記載の光バーストセル信号受信回路において、
前記APD駆動回路を、初期状態で前記APDに印加するバイアス電圧を高電圧に切り替え、前記レベル検出回路で判定された受信光強度が高いとき低電圧に切り替え、低くなくなったとき高電圧に切り替えるAPD駆動回路に置き換えたことを特徴とする光バーストセル信号受信回路。
In the optical burst cell signal receiving circuit according to claim 1,
In the initial state, the APD driving circuit switches the bias voltage applied to the APD to a high voltage, switches to a low voltage when the received light intensity determined by the level detection circuit is high, and switches to a high voltage when the received light intensity is low. An optical burst cell signal receiving circuit, wherein the optical burst cell signal receiving circuit is replaced with a driving circuit.
請求項2に記載の光バーストセル信号受信回路において、
前記APD駆動回路は、前記レベル検出回路で判定された受信光強度を示す信号を微分して前記バーストセル信号の開始時点と終了時点で微分パルスを発生するハイパスフィルタと、初期状態でリセットされ、前記ハイパスフィルタの前記開始時点を示す微分パルスが第1の基準値を超えるときセットされ、前記終了時点を示す微分パルスが第2の基準値を下回るときリセットされるラッチ回路と、該ラッチ回路がリセットされると前記APDに印加するバイアス電圧を高電圧に切り替え、前記ラッチ回路がセットされると低電圧に切り替えるスイッチ手段とを備えることを特徴とする光バーストセル信号受信回路。
The optical burst cell signal receiving circuit according to claim 2,
The APD driving circuit is reset in an initial state, a high-pass filter that differentiates a signal indicating the received light intensity determined by the level detection circuit and generates a differential pulse at the start time and end time of the burst cell signal, A latch circuit that is set when a differential pulse indicating the start time of the high-pass filter exceeds a first reference value, and reset when the differential pulse indicating the end time falls below a second reference value; and An optical burst cell signal receiving circuit comprising: switching means for switching a bias voltage applied to the APD to a high voltage when reset and switching to a low voltage when the latch circuit is set.
JP2005322348A 2005-11-07 2005-11-07 Optical burst cell signal receiving circuit Active JP4548669B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005322348A JP4548669B2 (en) 2005-11-07 2005-11-07 Optical burst cell signal receiving circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005322348A JP4548669B2 (en) 2005-11-07 2005-11-07 Optical burst cell signal receiving circuit

Publications (2)

Publication Number Publication Date
JP2007129639A true JP2007129639A (en) 2007-05-24
JP4548669B2 JP4548669B2 (en) 2010-09-22

Family

ID=38151906

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005322348A Active JP4548669B2 (en) 2005-11-07 2005-11-07 Optical burst cell signal receiving circuit

Country Status (1)

Country Link
JP (1) JP4548669B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008167221A (en) * 2006-12-28 2008-07-17 Nippon Telegr & Teleph Corp <Ntt> Burst optical signal receiving method and apparatus
JP2008306250A (en) * 2007-06-05 2008-12-18 Nippon Telegr & Teleph Corp <Ntt> Burst light receiving method and device
JP2009218852A (en) * 2008-03-11 2009-09-24 Nippon Telegr & Teleph Corp <Ntt> Burst optical signal receiving method and apparatus

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105978622B (en) * 2016-05-09 2019-04-16 青岛海信宽带多媒体技术有限公司 Optical module and its radiofrequency signal output control circuit

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11355218A (en) * 1998-06-04 1999-12-24 Nippon Telegr & Teleph Corp <Ntt> Optical burst cell signal reception circuit
JP2005006119A (en) * 2003-06-12 2005-01-06 Sumitomo Electric Ind Ltd Optical receiver
JP2005045560A (en) * 2003-07-22 2005-02-17 Sumitomo Electric Ind Ltd Method for receiving optical signal, optical signal receiver, optical communication device, and optical communication system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11355218A (en) * 1998-06-04 1999-12-24 Nippon Telegr & Teleph Corp <Ntt> Optical burst cell signal reception circuit
JP2005006119A (en) * 2003-06-12 2005-01-06 Sumitomo Electric Ind Ltd Optical receiver
JP2005045560A (en) * 2003-07-22 2005-02-17 Sumitomo Electric Ind Ltd Method for receiving optical signal, optical signal receiver, optical communication device, and optical communication system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008167221A (en) * 2006-12-28 2008-07-17 Nippon Telegr & Teleph Corp <Ntt> Burst optical signal receiving method and apparatus
JP4698576B2 (en) * 2006-12-28 2011-06-08 日本電信電話株式会社 Burst data receiver
JP2008306250A (en) * 2007-06-05 2008-12-18 Nippon Telegr & Teleph Corp <Ntt> Burst light receiving method and device
JP2009218852A (en) * 2008-03-11 2009-09-24 Nippon Telegr & Teleph Corp <Ntt> Burst optical signal receiving method and apparatus

Also Published As

Publication number Publication date
JP4548669B2 (en) 2010-09-22

Similar Documents

Publication Publication Date Title
KR100972033B1 (en) Burst-mode optical receiver integrated with a transimpedance amplifier and a limiting receiver for GPON
JP2008211702A (en) Pre-amplifier and optical receiving device using the same
JP2005006313A (en) Optical power equalizing apparatus for passive optical communication network
KR100630089B1 (en) Burst-mode optical receiver of differential output structure
US8050573B2 (en) Optical burst receiver and method
WO2009012715A1 (en) A receiving apparatus and receiving method
JP2007005968A (en) Detection circuit for burst-head
US8433206B2 (en) Burst-mode optical receiver and timing control method
JP4548669B2 (en) Optical burst cell signal receiving circuit
KR101519443B1 (en) Optical receiver
KR20030082074A (en) Optical receiver for receiving burst-mode signal
KR100703428B1 (en) Burst-mode optical receiver and power level detector in an for receiving burst-mode signal therefor
JP2007173908A (en) Burst optical signal receiver and gain setting method thereof
JP4657144B2 (en) Optical burst signal receiving circuit
JP4698576B2 (en) Burst data receiver
KR101338480B1 (en) apparatus for generating a detection signal for burst mode packet signal and receiving apparatus
JP2009212676A (en) Burst receiver
JP4912340B2 (en) Burst optical signal receiving method and apparatus
JP4691127B2 (en) Amplifier circuit
JP2001237778A (en) Light-receiving circuit
JP2010161623A (en) Optical burst receiver, and, method
JP2007081510A (en) Optical burst signal receiver and method for detecting burst packet
JP2004222116A (en) Burst signal optical receiver
JPH11355218A (en) Optical burst cell signal reception circuit
KR100475880B1 (en) An optical burst-mode receiver, and apparatus and method for automatically controlling optical input power of it

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080312

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100528

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100630

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100630

R150 Certificate of patent or registration of utility model

Ref document number: 4548669

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130716

Year of fee payment: 3

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350