JP2006277472A5 - - Google Patents

Download PDF

Info

Publication number
JP2006277472A5
JP2006277472A5 JP2005097299A JP2005097299A JP2006277472A5 JP 2006277472 A5 JP2006277472 A5 JP 2006277472A5 JP 2005097299 A JP2005097299 A JP 2005097299A JP 2005097299 A JP2005097299 A JP 2005097299A JP 2006277472 A5 JP2006277472 A5 JP 2006277472A5
Authority
JP
Japan
Prior art keywords
memory
operation state
information processing
processing apparatus
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2005097299A
Other languages
Japanese (ja)
Other versions
JP2006277472A (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2005097299A priority Critical patent/JP2006277472A/en
Priority claimed from JP2005097299A external-priority patent/JP2006277472A/en
Publication of JP2006277472A publication Critical patent/JP2006277472A/en
Publication of JP2006277472A5 publication Critical patent/JP2006277472A5/ja
Pending legal-status Critical Current

Links

Claims (8)

CPUとメモリおよび複数のデバイスで構成され、メモリは、不揮発メモリとランダムアクセスメモリで構成される情報処理装置において、
終了処理時にCPU、複数のデバイスおよび、ランダムアクセスメモリの動作状態を、あらかじめ決められた状態に変更した後で前記不揮発メモリに保存し、再動作時に前記不揮発メモリから動作状態を復元することを特徴とする情報処理装置。
Is composed of a CPU and a memory and a plurality of devices, the memory is the information processing apparatus composed of a non-volatile memory and random access memory,
The operation state of the CPU, the plurality of devices, and the random access memory is changed to a predetermined state after the end process, and then stored in the nonvolatile memory, and the operation state is restored from the nonvolatile memory at the time of re-operation. Information processing apparatus.
CPUとメモリおよび複数のデバイスで構成され、メモリは、不揮発メモリとランダムアクセスメモリで構成される情報処理装置において、  It is composed of a CPU, a memory and a plurality of devices, and the memory is an information processing apparatus composed of a nonvolatile memory and a random access memory.
終了処理を行なうときのCPU、複数のデバイス及びランダムアクセスメモリで動作しているプログラムの動作状態について、動作状態を保存するかしないかの選別を行なう選別手段を有し、  A selection means for selecting whether or not to save the operation state for the operation state of the program operating in the CPU, the plurality of devices and the random access memory when performing the termination process;
前記選別手段によって保存すると判断されたプログラムの動作状態の情報を前記不揮発メモリに保存し、  Information on the operating state of the program determined to be stored by the screening means is stored in the nonvolatile memory,
再動作時に前記不揮発メモリからプログラムの動作状態を復元することを特徴とする情報処理装置。  An information processing apparatus which restores an operation state of a program from the nonvolatile memory at the time of re-operation.
サスペンド・レジューム機能を有するオペレーティングシステムを搭載し、CPUとメモリおよび複数のデバイスで構成され、メモリは、不揮発メモリとランダムアクセスメモリで構成される情報処理装置で、サスペンド時の情報が、すべて前記不揮発メモリに記憶される情報処理装置において、
終了処理時にCPU、複数のデバイスおよび、ランダムアクセスメモリの動作状態を、あらかじめ決められた状態に変更した後でサスペンドに移行し、レジューム時に前記不揮発メモリから動作状態を復元することを特徴とする情報処理装置。
Equipped with operating systems having a suspend resume function, is composed of a CPU and a memory and a plurality of devices, memory, an information processing apparatus composed of a non-volatile memory and random access memory, information at the time of suspend, all the In an information processing apparatus stored in a nonvolatile memory,
Information that changes the operating state of the CPU, the plurality of devices, and the random access memory to a predetermined state at the time of the termination process, then shifts to suspend, and restores the operating state from the nonvolatile memory at the time of resume Processing equipment.
サスペンド・レジューム機能を有するオペレーティングシステムを搭載し、CPUとメモリおよび複数のデバイスで構成され、メモリは、不揮発メモリとランダムアクセスメモリで構成される情報処理装置で、サスペンド時の情報が、すべて前記不揮発メモリに記憶される情報処理装置において、  Equipped with an operating system having a suspend / resume function, which consists of a CPU, memory, and multiple devices. The memory is an information processing device that consists of non-volatile memory and random access memory. In the information processing apparatus stored in the memory,
終了処理時のCPU、複数のデバイス及びランダムアクセスメモリで動作しているプログラムの動作状態について、動作状態を保存するかしないかの選別を行なう選別手段を有し、  A selection means for selecting whether or not to save the operation state for the operation state of the program operating in the CPU, the plurality of devices, and the random access memory during the termination process;
前記選別手段によって保存しないと判断したプログラムを終了し、  Exit the program that was determined not to be saved by the screening means,
レジューム時に前記不揮発メモリからプログラムの動作状態を復元する  Restores the operating state of the program from the non-volatile memory when resuming
ことを特徴とする情報処理装置。  An information processing apparatus characterized by that.
あらかじめ決められた動作状態を特定する動作状態特定手段を有し、前記動作状態特定手段にもとづき、動作状態を変更することを特徴とする請求項1又は3に記載の情報処理装置。 The information processing apparatus according to claim 1 , further comprising an operation state specifying unit that specifies a predetermined operation state, and changing the operation state based on the operation state specifying unit. あらかじめ決められた動作状態を特定する動作状態特定手段を有し、前記動作状態特定手段にもとづき、上記選別を行なうことを特徴とする請求項2又は4に記載の情報処理装置。  5. The information processing apparatus according to claim 2, further comprising an operation state specifying unit that specifies a predetermined operation state, and performing the selection based on the operation state specifying unit. CPUとメモリおよび複数のデバイスで構成され、メモリは、一回のみ書き込みが可能な不揮発メモリとランダムアクセスメモリで構成される情報処理装置において、
前記不揮発性メモリは、CPU、複数のデバイスおよび、ランダムアクセスメモリがシステムとして必要な動作をするための動作状態情報を保存し、起動時に前記不揮発メモリに保存されている動作状態情報に基づき動作状態を復元することを特徴とする情報処理装置。
In an information processing apparatus composed of a CPU, a memory, and a plurality of devices, and the memory is composed of a nonvolatile memory and a random access memory that can be written only once,
The nonvolatile memory, CPU, a plurality of devices and to save the operating status information for the random access memory is a necessary operation as a system operation state based on the operating state information stored in the nonvolatile memory at startup An information processing apparatus characterized by restoring data.
サスペンド・レジューム機能を有するオペレーティングシステムを搭載し、CPUとメモリおよび複数のデバイスで構成され、メモリは、一回のみ書き込みが可能な不揮発メモリとランダムアクセスメモリで構成される情報処理装置において、
前記不揮発性メモリは、あらかじめサスペンド状態での動作情報を記憶し、起動時にレジューム処理にて、前記不揮発メモリに記憶されている動作情報から動作状態を復元することを特徴とする情報処理装置。
In an information processing apparatus equipped with an operating system having a suspend / resume function, composed of a CPU, a memory, and a plurality of devices, and composed of a nonvolatile memory that can be written only once and a random access memory,
The non-volatile memory stores operation information in a suspended state in advance, and restores the operation state from the operation information stored in the non-volatile memory by a resume process at startup.
JP2005097299A 2005-03-30 2005-03-30 Information processor Pending JP2006277472A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005097299A JP2006277472A (en) 2005-03-30 2005-03-30 Information processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005097299A JP2006277472A (en) 2005-03-30 2005-03-30 Information processor

Publications (2)

Publication Number Publication Date
JP2006277472A JP2006277472A (en) 2006-10-12
JP2006277472A5 true JP2006277472A5 (en) 2007-07-26

Family

ID=37212152

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005097299A Pending JP2006277472A (en) 2005-03-30 2005-03-30 Information processor

Country Status (1)

Country Link
JP (1) JP2006277472A (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4766332B2 (en) * 2006-12-28 2011-09-07 ソニー株式会社 Information processing apparatus, activation method, and program
WO2009016720A1 (en) * 2007-07-30 2009-02-05 Fujitsu Limited Start control device, method and program
JP5085406B2 (en) * 2008-04-25 2012-11-28 株式会社東芝 Information processing apparatus and information processing system
JP2011013836A (en) * 2009-06-30 2011-01-20 Hitachi Ltd Memory arrangement management device and microprocessor
JP2012048427A (en) * 2010-08-25 2012-03-08 Sony Corp Information processing unit, information processing method, and program
US8543849B2 (en) 2010-12-06 2013-09-24 Microsoft Corporation Fast computer startup
US8788798B2 (en) 2010-12-06 2014-07-22 Microsoft Corporation Fast computer startup
US9032194B2 (en) 2010-12-06 2015-05-12 Microsoft Technology Licensing, Llc Fast computer startup
JP5984500B2 (en) 2011-11-30 2016-09-06 三菱電機株式会社 Information processing apparatus, broadcast receiving apparatus, and software activation method
JP5870947B2 (en) * 2013-03-12 2016-03-01 カシオ計算機株式会社 Information processing apparatus, information processing method, and program
US10437500B2 (en) 2014-10-29 2019-10-08 Hewlett Packard Enterprise Development Lp Committing altered metadata to a non-volatile storage device

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2772103B2 (en) * 1990-03-28 1998-07-02 株式会社東芝 Computer system startup method
JPH04192010A (en) * 1990-11-27 1992-07-10 Toshiba Corp Personal computer
JPH0519884A (en) * 1991-07-16 1993-01-29 Canon Inc Electronic equipment
JP3483906B2 (en) * 1992-01-08 2004-01-06 株式会社日立製作所 Information processing apparatus, information processing apparatus system, and resume method therefor
JPH11134075A (en) * 1997-10-31 1999-05-21 Sharp Corp Information processor
JPH11353048A (en) * 1998-06-11 1999-12-24 Hitachi Ltd Power saving mode shift control method for electronic equipment, electronic equipment and storage medium recorded with power saving mode shift control procedure
JP2000010670A (en) * 1998-06-22 2000-01-14 Sony Corp Image server
JP2001014050A (en) * 1999-06-29 2001-01-19 Casio Comput Co Ltd Information processor and storage medium
JP2003044284A (en) * 2001-07-27 2003-02-14 Matsushita Electric Ind Co Ltd Activation method for computer system and program for activation

Similar Documents

Publication Publication Date Title
JP2006277472A5 (en)
US9946467B2 (en) Data storage method and electronic device
JP2010282252A5 (en)
JP2005502120A5 (en)
JP2008010000A5 (en)
JP2014199583A5 (en)
US7093071B2 (en) Queued copy command
TW201614510A (en) Memory device, method, and computer program product
WO2010019373A3 (en) Memory devices and methods of storing data on a memory device
JP2008035269A5 (en)
JP2012018501A5 (en)
CN102646446A (en) Hardware dynamic cache power management
JP2014010549A5 (en)
WO2006050145A3 (en) Methods and apparatus for parallel execution of a process
JP2009529740A5 (en)
CN105653310A (en) Application installation method, apparatus and electronic device
WO2009011266A1 (en) Semiconductor memory information accumulation device and its write-in control method
CN108958643B (en) Data storage device and operation method thereof
JP2013257717A5 (en)
TWI594119B (en) Scramble random seed prediction method with storage device built-in data copy back procedure
JP2012173814A5 (en) Information processing apparatus and control method and program for controlling information processing apparatus
JP2014186675A5 (en)
JP2004021867A5 (en)
JP2005284998A5 (en)
JP2005242564A5 (en)