JP2006222106A - Chip-type electronic component and manufacturing method thereof - Google Patents

Abstract

<P>PROBLEM TO BE SOLVED: To simplify a structure and a manufacturing process in a chip-type electronic component provided with a thin-film circuit such as a thin-film inductive element. <P>SOLUTION: First and second wirings 10, 12 including wiring 3 for a thin-film inductive element, a thin-film inductive element 8, and base metal layers 9, 11, first and second columnar electrodes 15, 16 and first and second solder balls 18, 19 are collectively formed on a plurality of chip-type electronic component forming regions on a silicon substrate 1 in a wafer state. After that, the wafer is cut along a dicing street to obtain the plurality of chip-type electronic components. In this case, the second solder ball 19 is a dummy for reinforcing a connection state at the time of mounting only by the two first solder balls 18, in mounting the chip-type electronic component on the circuit board. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

  The present invention relates to a chip-type electronic component and a manufacturing method thereof.

  Some conventional chip-type electronic components include a thin film coil (see, for example, Patent Document 1). In this chip-type electronic component, a rectangular parallelepiped bare chip is formed by laminating and firing first to sixth sheets made of a composite ceramic material in which magnetic ferrite powder and dielectric ceramic powder are mixed at a predetermined ratio. Then, the conductive layer for forming a thin film coil formed on the upper surfaces of the second to sixth sheets and the vertical conduction portions formed in the through holes of the second to fifth sheets meander in a cross section in the thickness direction. A continuous thin film coil is formed, a grounding conductive layer is formed on the top surfaces of the third and fifth sheets, and external connection electrodes are connected to both end portions of the thin film coil on one end surface in one direction of the bare chip. The ground electrode is connected to the ground conductive layer on both end surfaces of the bare chip in the other direction.

JP-A-7-263282

  However, in the conventional chip-type electronic component, the thin film coil forming conductive layer formed on the top surfaces of the second to sixth sheets and the upper and lower conductive portions formed in the second to fifth sheet through holes are thick. A thin-film coil that is serpentine in a cross section in the vertical direction is formed, and external connection electrodes are formed on both end faces of the bare chip in one direction, and are connected to both ends of the thin-film coil. Is connected to the grounding conductive layer, so that the structure is complicated and large, and the manufacturing process is extremely complicated.

  The manufacturing process will be described. The first to sixth sheets are formed; the conductive paste for forming the thin film coil forming conductive layer on the top surfaces of the second to sixth sheets; A step of forming a through hole in the fifth sheet, a step of filling a conductive paste for forming a vertical conduction portion in the through hole, and a formation of a grounding conductive layer on the upper surfaces of the third and fifth sheets. A step of applying the conductive paste, a step of laminating and baking the first to sixth sheets to form a bare chip, a step of forming external connection electrodes on both end surfaces of the bare chip in one direction, both ends in the other direction of the bare chip There are many steps such as forming a ground electrode on the surface, and at least an external connection electrode forming step and a ground electrode forming step must be performed for each bare chip. Process becomes extremely complicated.

  SUMMARY OF THE INVENTION An object of the present invention is to provide a chip-type electronic component that has a simple structure, can be miniaturized, and can simplify a manufacturing process, and a manufacturing method thereof.

  To achieve the above object, a chip-type electronic component according to the present invention includes a substrate, a thin film circuit provided on the substrate, and a first external connection provided on the substrate connected to the thin film circuit. And a second external connection electrode for connection assistance or grounding provided on the substrate. A method for manufacturing a chip-type electronic component according to the present invention includes a thin film circuit in each chip-type electronic component formation region on a substrate having a plurality of chip-type electronic component formation regions, and a first external connection connected to the thin-film circuit. An electrode and a second external connection electrode for connection assistance or grounding are formed, and the substrate is cut to obtain a plurality of chip-type electronic components.

  According to the present invention, the thin film circuit by the semiconductor circuit forming technique and the first and second external connection electrodes are provided on the substrate, so that the chip type electronic component can be made highly accurate and small in size. In addition, a thin film circuit and first and second external connection electrodes are collectively formed in each of a plurality of chip-type electronic component formation regions on the substrate, and then cut to form a plurality of chip-type electronic components. Parts can be obtained and the manufacturing process can be simplified.

(First embodiment)
FIG. 1 is a transparent plan view of a chip-type electronic component as a first embodiment of the present invention, FIG. 2 (A) is a sectional view taken along line AA in FIG. 1, and FIG. Sectional drawing which follows the BB line of 1 is shown. This chip-type electronic component includes a rectangular silicon substrate (semiconductor substrate) 1 having, for example, a planar square shape. A first insulating film 2 made of silicon oxide or the like is provided on the upper surface of the silicon substrate 1.

  A thin film induction element wiring 3 made of copper or the like is provided at a predetermined location on the upper surface of the first insulating film 2. A second insulating film 4 made of polyimide resin or epoxy resin is provided on the upper surface of the first insulating film 2 including the thin film induction element wiring 3. Openings 5 and 6 are provided in the second insulating film 4 at portions corresponding to the connection pad portions at both ends of the thin film induction element wiring 3.

  A base metal layer 7 for a thin film induction element made of copper or the like is provided in a spiral shape at the center of the upper surface of the second insulating film 4. A thin film induction element (thin film circuit) 8 made of copper is provided on the entire upper surface of the base metal layer 7 for the thin film induction element. The inner end of the thin film inductive element 8 including the base metal layer 7 for the thin film inductive element is connected to a connection pad portion at one end of the thin film inductive element wiring 3 through the opening 6.

  A first base metal layer 9 made of copper or the like is provided on the center of the left side and the center of the right side of FIG. A first wiring 10 made of copper is provided on the entire upper surface of the first base metal layer 9. The first wiring 10 on the left side including the first base metal layer 9 on the left side is composed of a planar square connection pad portion, and the connection pad portion on the other end of the thin film induction element wiring 3 through the opening 5. And is further connected to the inner end of the thin film induction element 8 through the thin film induction element wiring 3. The first wiring 10 on the right side including the first base metal layer 9 on the right side is composed of a planar square connection pad portion and a lead line extending therefrom, and the thin film induction element 8 including the base metal layer 7 for the thin film induction element. Connected to the outer end.

  On the upper surface of the second insulating film 4, a second base metal layer 11 having a planar square shape made of copper or the like is provided on the upper side and the lower side of each first wiring 10 in FIG. 1. A second wiring 12 made of copper is provided on the entire upper surface of the second base metal layer 11. In this case, in the upper and lower sides of FIG. 1, the second wiring 12 including the second base metal layer 11 on the left side and the second wiring 12 including the second base metal layer 11 on the right side are made of copper or the like. The third base metal layer 13 and the third wiring 14 made of copper provided on the entire upper surface of the third base metal layer 13 are connected to each other, but are not connected to the thin film induction element 8 and, as described later, It is a dummy for reinforcing connection during mounting.

  First and second columnar electrodes (external connection electrodes) 15 and 16 made of copper are provided on the upper surfaces of the connection pad portions of the first and second wirings 10 and 12. On the upper surface of the second insulating film 4 including the thin film inductive element 8 and the first to third wirings 10, 12, and 14, a sealing film 17 made of an epoxy resin, a polyimide resin, or the like is the first surface. The second columnar electrodes 15 and 16 are provided to be flush with the upper surface. First and second solder balls 18 and 19 are provided on the upper surfaces of the first and second columnar electrodes 15 and 16.

  For example, as shown in FIG. 1, four second solder balls 19 (second columnar electrodes 16) are symmetrical with respect to two first solder balls 18 (first columnar electrodes 15). The silicon substrate 1 is disposed along two opposing sides of the silicon substrate 1. In this case, when the chip-type electronic component is mounted on a circuit board (not shown), the four second solder balls 19 are not connected in the mounting state with only the two first solder balls 18. Since it becomes stable, it is a dummy for avoiding this and reinforcing the connection state. Therefore, the second columnar electrode 16 and the second and third wirings 12 and 14 are also dummy.

  The number of the second solder balls 19 may be two, and the two second solder balls 19 and the two first solder balls 18 are symmetrically arranged, for example, in the vicinity of the corner portion of the silicon substrate 1. You may make it do. In this case, the planar shape of the silicon substrate 1 may be a rectangle.

  Next, an example of a manufacturing method of this chip type electronic component will be described. First, as shown in FIGS. 3A and 3B, a silicon substrate (semiconductor substrate) 1 in a wafer state is prepared. In this case, FIG. 3A is a cross-sectional view corresponding to FIG. 2A, and FIG. 3B is a cross-sectional view corresponding to FIG. 2B (hereinafter the same). The description of the third base metal layer 13 and the third wiring 14 shown in FIG. 1 is omitted.

  Next, a first insulating film 2 made of silicon oxide or the like is formed on the entire upper surface of the silicon substrate 1 by plasma CVD or the like. Next, a thin film induction element wiring 3 is formed on the upper surface of the first insulating film 2 by patterning a metal layer made of copper or the like formed by sputtering or the like by photolithography.

  Next, as shown in FIGS. 4A and 4B, a polyimide resin or an epoxy resin is applied to the entire upper surface of the silicon substrate 1 including the thin film induction element wiring 3 by a screen printing method, a spin coating method, or the like. The second insulating film 4 is formed by applying and curing a liquid thermosetting resin composed of the above. Next, openings 5 and 6 are formed in the second insulating film 4 at portions corresponding to the connection pad portions at both ends of the thin film induction element wiring 3 by photolithography.

  Next, as shown in FIGS. 5A and 5B, the second insulating film 4 including the upper surfaces of the connection pad portions at both ends of the thin film induction element wiring 3 exposed through the openings 5 and 6. A base metal layer 21 is formed on the entire top surface of the substrate. In this case, the base metal layer 21 may be only a copper layer formed by an electroless plating method, or may be only a copper layer formed by a sputtering method, and titanium formed by a sputtering method. A copper layer may be formed on a thin film layer such as by sputtering.

  Next, a plating resist film 22 is pattern-formed on the upper surface of the base metal layer 21. In this case, openings 23, 24, 25 are formed in the plating resist film 22 in portions corresponding to the thin film induction element 8 formation region and the first and second wirings 10, 12 formation regions. Next, by performing electrolytic plating of copper using the base metal layer 21 as a plating current path, the thin film induction element 8 and the first, first, and second electrodes are formed on the upper surface of the base metal layer 21 in the openings 23, 24, and 25 of the plating resist film 22. Second wirings 10 and 12 are formed. Next, the plating resist film 22 is peeled off.

  Next, as shown in FIGS. 6A and 6B, a plating resist film 26 is formed on the upper surface of the base metal layer 21 including the thin film induction element 8 and the first and second wirings 10 and 12. In this case, openings 27 and 28 are formed in the plating resist film 26 in portions corresponding to the regions where the first and second columnar electrodes 15 and 16 are formed. Next, by performing copper electroplating using the base metal layer 21 as a plating current path, the first and second wirings 10 and 12 in the openings 27 and 28 of the plating resist film 26 are formed on the upper surface of the connection pads. First, second columnar electrodes 15 and 16 are formed.

  Next, the plating resist film 26 is peeled off, and then unnecessary portions of the base metal layer 21 are removed by etching using the thin film induction element 8 and the first and second wirings 10 and 12 as a mask. ), (B), the base metal layers 7, 9, 11 remain only under the thin film induction element 8 and the first and second wirings 10, 12.

  Next, as shown in FIGS. 8A and 8B, the entire upper surface of the second insulating film 4 including the first and second wirings 10 and 12 and the first and second columnar electrodes 15 and 16. Further, by applying and curing a liquid thermosetting resin such as an epoxy resin or a polyimide resin by a screen printing method or a spin coating method, the sealing film 17 has a thickness of first and first. It is formed to be thicker than the height of the two columnar electrodes 15 and 16. Therefore, in this state, the upper surfaces of the first and second columnar electrodes 15 and 16 are covered with the sealing film 17.

  Next, the upper surface side of the sealing film 17 and the first and second columnar electrodes 15 and 16 is appropriately polished, and as shown in FIGS. 9A and 9B, the first and second columnar electrodes are polished. The upper surfaces of the sealing films 17 including the exposed upper surfaces of the first and second columnar electrodes 15 and 16 are planarized. Here, the reason why the upper surfaces of the first and second columnar electrodes 15 and 16 are appropriately polished is because the heights of the first and second columnar electrodes 15 and 16 formed by electrolytic plating vary. This is to eliminate this variation and make the heights of the first and second columnar electrodes 15 and 16 uniform.

  Next, as shown in FIGS. 10A and 10B, first and second solder balls 18 and 19 are formed on the upper surfaces of the first and second columnar electrodes 15 and 16, respectively. In this case, the formation of the first and second solder balls 18 and 19 may be carried out by reflowing after the solder balls are directly mounted on the upper surfaces of the first and second columnar electrodes 15 and 16, or A method may be used in which a solder paste is applied to the upper surfaces of the two columnar electrodes 15 and 16 by a screen printing method or a dispenser method and then reflowed. Next, as shown in FIGS. 11A and 11B, when the silicon substrate 1, the first and second insulating films 2, 4 and the sealing film 17 are cut along the dicing street, FIG. A plurality of chip-type electronic components shown in A) and (B) are obtained.

  In the chip-type electronic component obtained in this way, the thin film induction element 8 and the first and second columnar electrodes 15 and 16 as the external connection electrodes are provided only on the silicon substrate 1, so that the structure is It can be easily reduced in size. In the above manufacturing method, the thin film induction element wiring 3, the thin film induction element 8, the first and second wirings 10, 12, First and second columnar electrodes 15 and 16 and first and second solder balls 18 and 19 are formed in a lump, and then divided along dicing streets to obtain a plurality of chip-type electronic components. Therefore, the manufacturing process can be simplified.

  By the way, in the said conventional chip type electronic component, the 1st-6th sheet | seat which consists of composite ceramic material provided with the electrically conductive paste for forming the electrically conductive layer for thin film induction | guidance | derivation element formation, the electrically conductive layer for earth | ground, and a vertical conduction part Since a rectangular parallelepiped bare chip is formed by stacking and firing, even if the firing at this time is LTCC (low temperature co-fired ceramics) technology, it is a heat treatment up to about 1000 ° C. A change in dimensions occurs, resulting in a relatively large variation in characteristic values.

  On the other hand, in the above manufacturing method, a thin film circuit such as a thin film inductive element and a wiring portion can be formed with high precision using a semiconductor circuit forming technique such as a photolithography method at a relatively low temperature. There is almost no heat shrinkage, and the variation in the characteristic value of the chip-type electronic component can be made relatively small. Here, since the sealing film 17 is formed by curing a liquid thermosetting resin such as an epoxy resin or a polyimide resin, the sealing film 17 contracts to some extent due to thermosetting. 17 is for protecting the thin film inductive element 8 and the like from the external environment and does not affect the characteristic value. In the present embodiment, since the silicon substrate 1 is merely used as a base plate, other materials may be used, and any material that hardly undergoes thermal shrinkage can be applied satisfactorily. For example, a glass substrate, a metal substrate, a heat resistant resin substrate, a ceramic substrate, or the like may be used.

(Second Embodiment)
FIG. 12 is a transparent plan view of a chip-type electronic component as a second embodiment of the present invention, FIG. 13 (A) is a sectional view taken along line AA in FIG. 12, and FIG. Sectional drawing which follows the BB line of 12 is shown. In this chip type electronic component, the main difference from the case shown in FIGS. 1 and 2 is that the thin film induction element wiring 3 is omitted, and the first wiring 10 is thinly formed on the center of the upper surface of the second insulating film 4. This is a point provided by being connected to the inner end portion of the induction element 8.

  That is, the first wiring 10 including the first base metal layer 9 having a planar square shape is formed in the thin film induction element 8 including the base metal layer 7 for the thin film induction element on the center of the upper surface of the second insulating film 4. It is connected to the end. A first columnar electrode 15 is provided on the upper surface of the first wiring 10. A first solder ball 18 is provided on the upper surface of the first columnar electrode 15.

  On the upper surface of the second insulating film 4, the second wiring 12 including the second base metal layer 11 having a square square shape is provided in an island shape at the center of the left side in FIG. Yes. A second columnar electrode 16 is provided on the upper surface of the second wiring 12. A second solder ball 19 is provided on the upper surface of the second columnar electrode 16. Accordingly, as shown in FIG. 12, the two first solder balls 18 (first columnar electrodes 15) and the five second solder balls 19 (second columnar electrodes 16) are left-right symmetric and vertically symmetric. Is arranged.

  Since this chip type electronic component does not include the thin film induction element wiring 3 and the openings 5 and 6 of the second insulating film 4 shown in FIGS. 1 and 2B, it is necessary to form these. Therefore, the number of steps can be reduced by that amount, and the wiring length can be shortened, so that the signal transmission characteristics can be improved.

(Third embodiment)
FIG. 14 is a transparent plan view of a chip-type electronic component as a third embodiment of the present invention, FIG. 15 (A) is a cross-sectional view taken along the line AA in FIG. 14, and FIG. Sectional drawing which follows the BB line of 14 is shown. In this chip-type electronic component, the main difference from the case shown in FIGS. 1 and 2 is that, as shown in FIG. 16 as an equivalent circuit plan view, one end (inner end) of the thin film induction element 8 and the second end The thin film capacitive element 31 is provided between the columnar electrode 16 and the thin film inductive element 8 and the thin film capacitive element 31 constitute an LC filter circuit (thin film filter circuit).

  That is, the upper electrode 32 of the thin film capacitive element 31 is configured by a rectangular upper electrode 32 provided continuously at the intermediate portion of the thin film induction element wiring 3 and both sides in the width direction thereof. The lower electrode 33 of the thin film capacitive element 31 is constituted by a rectangular lower electrode 33 made of copper or the like provided on the upper surface of the silicon substrate 1 under the upper electrode 32. The thin film capacitive element 31 includes both electrodes 32 and 33 and the first insulating film 2 therebetween.

  In this case, the third wiring 14 including the third base metal layer 13 shown in FIG. 1 is not provided. Instead, lower electrode wiring 34 made of copper or the like is provided on the upper surface of the silicon substrate 1 on the upper side and the lower side of the lower electrode 33 in FIG. Then, the second wiring 12 including the four second base metal layers 11 is connected to the lower electrode wiring 34 through the opening 35 continuously formed in the first and second insulating films 2 and 4. Connected to the upper surface of each end.

  Here, the lower electrode 33 of the thin film capacitive element 31 has four second solder balls 19 serving as ground connection terminals on the circuit board when the chip-type electronic component is mounted on a circuit board (not shown). By being connected, the second columnar electrode 16, the second wiring 12, the second base metal layer 11, and the lower electrode wiring 34 are connected to the ground potential.

  In this embodiment, as shown in FIG. 14, the silicon substrate 1 has a planar rectangular shape. In this embodiment, the lower electrode 33 and the lower electrode wiring 34 are formed by patterning a metal layer made of copper or the like formed on the upper surface of the silicon substrate 1 by sputtering or the like by photolithography. The The upper electrode 32 including the thin film induction element wiring 3 is formed simultaneously with the formation of the thin film induction element wiring 3. Furthermore, the opening 35 is formed simultaneously with the formation of the openings 5 and 6.

(Fourth embodiment)
FIG. 17 is a transparent plan view of a chip-type electronic component as a fourth embodiment of the present invention, FIG. 18 (A) is a cross-sectional view taken along the line AA in FIG. 17, and FIG. Sectional drawing which follows the BB line of 17 is shown. In this chip type electronic component, the difference from the case shown in FIGS. 14 and 15 is that the lower electrode 33 and the lower electrode wiring 34 are not provided, but instead the lower electrode and the lower electrode wiring are provided on the silicon substrate 1 itself. It is the point which gave the role as. Therefore, in this case, the second wiring 12 including the four second base metal layers 11 is connected to the silicon substrate 1 through the opening 35 formed continuously with the first and second insulating films 2 and 4. Are connected to respective predetermined locations on the upper surface of the.

(Fifth embodiment)
19 is a transparent plan view of a chip-type electronic component as a fifth embodiment of the present invention, FIG. 20 (A) is a sectional view taken along the line AA of FIG. 19, and FIG. Sectional drawing which follows the BB line of 19 is shown. In this chip-type electronic component, the point that differs greatly from the case shown in FIGS. 1 and 2 is that a thin film capacitive element 41 is provided instead of the thin film induction element 8.

  That is, a rectangular lower electrode 42 made of copper or the like is provided at the center of the upper surface of the first insulating film 2. In this case, a lower electrode wiring 43 is continuously provided on the left side of the lower electrode 42. An upper electrode 45 including an upper electrode base metal layer 44 is provided at the center of the upper surface of the second insulating film 4 on the lower electrode 42. The left wiring 10 including the left first base metal layer 9 is connected to the connection pad portion of the lower electrode wiring 43 through the opening 46 provided in the second insulating film 4. The first wiring 10 on the right side including the first base metal layer 9 on the right side is connected to the upper electrode 45 including the base metal layer 44 for the upper electrode.

(Sixth embodiment)
FIG. 21 is a transparent plan view of a chip-type electronic component as a sixth embodiment of the present invention, FIG. 22 (A) is a sectional view taken along line AA in FIG. 21, and FIG. Sectional drawing which follows the BB line of 21 is shown. In this chip-type electronic component, the point that differs greatly from the case shown in FIGS. 1 and 2 is that a thin film resistance element 51 is provided in place of the thin film induction element 8.

  That is, by applying a thin film resistor material made of NiCr, TaN, or the like to the central portion in the vertical direction in FIG. 21 on the upper surface of the first insulating film 2 by a screen printing method or the like, and firing it, a strip-shaped thin film A resistance element (thin film circuit) 51 is provided. On the upper surfaces of both end portions of the thin film resistance element 51, a thin film resistance element connection pad 52 is provided by patterning a metal layer made of an aluminum-based metal or the like formed by sputtering or the like by photolithography. The first wiring 10 including the first base metal layer 9 is connected to the connection pad 52 for the thin film resistance element through the opening 53 provided in the second insulating film 4.

(Seventh embodiment)
FIG. 23 is a transparent plan view of a chip-type electronic component as a seventh embodiment of the present invention, FIG. 24 (A) is a cross-sectional view taken along the line AA of FIG. 23, and FIG. Sectional drawing which follows the BB line of 23 is shown. In this chip-type electronic component, the difference from the case shown in FIGS. 1 and 2 is that, instead of the first and second solder balls 18 and 19, on the upper surfaces of the first and second columnar electrodes 15 and 16, The first and second solder layers 54 and 55 are provided.

1 is a transparent plan view of a chip-type electronic component as a first embodiment of the present invention. (A) is sectional drawing which follows the AA line of FIG. 1, (B) is sectional drawing which follows the BB line of FIG. FIG. 3 is a cross-sectional view of an initial process in manufacturing the chip-type electronic component shown in FIG. 2. Sectional drawing of the process following FIG. Sectional drawing of the process following FIG. Sectional drawing of the process following FIG. Sectional drawing of the process following FIG. Sectional drawing of the process following FIG. FIG. 9 is a cross-sectional view of the process following FIG. 8. Sectional drawing of the process following FIG. Sectional drawing of the process following FIG. The permeation | transmission top view of the chip-type electronic component as 2nd Embodiment of this invention. (A) is sectional drawing which follows the AA line of FIG. 12, (B) is sectional drawing which follows the BB line of FIG. The transmission top view of the chip type electronic component as a 3rd embodiment of this invention. (A) is sectional drawing which follows the AA line of FIG. 14, (B) is sectional drawing which follows the BB line of FIG. The equivalent circuit top view of the chip-type electronic component shown in FIG. The transmission top view of the chip type electronic component as a 4th embodiment of this invention. (A) is sectional drawing which follows the AA line of FIG. 17, (B) is sectional drawing which follows the BB line of FIG. The transmission top view of the chip type electronic component as a 5th embodiment of this invention. (A) is sectional drawing which follows the AA line of FIG. 19, (B) is sectional drawing which follows the BB line of FIG. The permeation | transmission top view of the chip-type electronic component as 6th Embodiment of this invention. (A) is sectional drawing which follows the AA line of FIG. 21, (B) is sectional drawing which follows the BB line of FIG. The permeation | transmission top view of the chip-type electronic component as 6th Embodiment of this invention. (A) is sectional drawing which follows the AA line of FIG. 23, (B) is sectional drawing which follows the BB line of FIG.

Explanation of symbols

DESCRIPTION OF SYMBOLS 1 Silicon substrate 2 1st insulating film 3 Thin film induction element wiring 4 2nd insulating film 8 Thin film induction element 10 1st wiring 12 2nd wiring 15 1st columnar electrode 16 2nd columnar electrode 17 Sealing Film 18 First solder ball 19 Second solder ball

Claims (24)

A substrate,
A thin film circuit provided on the substrate;
A first external connection electrode provided connected to the thin film circuit on the substrate;
A second external connection electrode for reinforcing connection or grounding provided on the substrate;
A chip-type electronic component comprising: In the invention of claim 1,
A chip-type electronic component, wherein the substrate is a semiconductor substrate. In the invention of claim 1,
The chip-type electronic component, wherein the substrate is any one of a glass substrate, a metal substrate, a heat-resistant resin substrate, and a ceramic substrate. In the invention of claim 1,
The first and second external connection electrodes comprise first and second columnar electrodes,
A chip-type electronic component, wherein a sealing film is provided around the first and second columnar electrodes. In the invention of claim 4,
A chip-type electronic component, wherein solder balls are provided on the first and second columnar electrodes. In the invention of claim 4,
A chip-type electronic component, wherein a solder layer is provided on the first and second columnar electrodes. In the invention of claim 1,
The substrate has a rectangular shape;
The chip-type electronic component, wherein the first and second external connection electrodes are arranged along at least two opposing sides of the substrate. In the invention of claim 1,
The substrate has a rectangular shape;
The chip-type electronic component, wherein the first and second external connection electrodes are arranged along a central portion of the substrate and at least two opposing sides of the substrate. In the invention of claim 1,
The thin film circuit has at least two terminal electrodes;
The chip-type electronic component, wherein the first external connection electrode is connected to each terminal electrode of the thin film circuit. In the invention of claim 9,
The chip type electronic component, wherein the thin film circuit is a thin film inductive element. In the invention of claim 9,
The chip-type electronic component, wherein the thin film circuit is a thin film capacitor. In the invention of claim 9,
The chip type electronic component, wherein the thin film circuit is a thin film resistance element. In the invention of claim 9,
The chip type electronic component, wherein the thin film circuit is a thin film filter circuit. Preparing a substrate having a plurality of chip-type electronic component formation regions;
Forming a thin film circuit in each of a plurality of chip-type electronic component forming regions on the substrate;
A first external connection electrode is formed in each chip-type electronic component formation region on the substrate connected to the corresponding thin film circuit, and a second external connection electrode for connection reinforcement or grounding is formed. And a process of
Cutting the substrate to obtain a plurality of chip-type electronic components;
A method of manufacturing a chip-type electronic component, comprising: In the invention of claim 14,
A method for manufacturing a chip-type electronic component, wherein the substrate is a semiconductor substrate in a wafer state. In the invention of claim 14,
The chip-type electronic component, wherein the substrate is any one of a glass substrate, a metal substrate, a heat-resistant resin substrate, and a ceramic substrate having a size including a plurality of chip-type electronic component formation regions. In the invention of claim 14,
The first and second external connection electrodes comprise first and second columnar electrodes,
A method of manufacturing a chip-type electronic component, comprising: forming a sealing film around the first and second columnar electrodes. In the invention of claim 17,
A method of manufacturing a chip-type electronic component, comprising a step of forming solder balls on the first and second columnar electrodes. In the invention of claim 17,
A method of manufacturing a chip-type electronic component, comprising the step of forming a solder layer on the first and second columnar electrodes. In the invention of claim 14,
The thin film circuit has at least two terminal electrodes;
The step of forming the first external connection electrode is formed by connecting the first external connection electrode to each terminal electrode of the thin film circuit. The invention according to claim 20,
The method of manufacturing a chip-type electronic component, wherein the thin film circuit is a thin film inductive element. The invention according to claim 20,
The method of manufacturing a chip-type electronic component, wherein the thin film circuit is a thin film capacitive element. The invention according to claim 20,
A method of manufacturing a chip-type electronic component, wherein the thin film circuit is a thin film resistor. The invention according to claim 20,
The method of manufacturing a chip-type electronic component, wherein the thin film circuit is a thin film filter circuit.

Images