JP2006210938A - Method for manufacturing circuit board - Google Patents

Method for manufacturing circuit board Download PDF

Info

Publication number
JP2006210938A
JP2006210938A JP2006076653A JP2006076653A JP2006210938A JP 2006210938 A JP2006210938 A JP 2006210938A JP 2006076653 A JP2006076653 A JP 2006076653A JP 2006076653 A JP2006076653 A JP 2006076653A JP 2006210938 A JP2006210938 A JP 2006210938A
Authority
JP
Japan
Prior art keywords
insulating layer
weight
crystal phase
insulating layers
insulating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006076653A
Other languages
Japanese (ja)
Other versions
JP4467535B2 (en
Inventor
Tatsuji Furuse
辰治 古瀬
Seiichiro Hirahara
誠一郎 平原
Hideji Nakazawa
秀司 中澤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2006076653A priority Critical patent/JP4467535B2/en
Publication of JP2006210938A publication Critical patent/JP2006210938A/en
Application granted granted Critical
Publication of JP4467535B2 publication Critical patent/JP4467535B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a method for manufacturing a circuit board in which cracks, delaminations and curvatures can be suppressed, and at the same time, the flexibility of layer construction which has been impossible in prior art can be improved dramatically, by adjusting burning contraction behavior at high levels, when different materials are burned at same time. <P>SOLUTION: A laminated mold body are manufactured by laminating a first insulating layer mold body and a second insulating layer mold body which consist of different materials, and the laminated mold body is burned. In the method for manufacturing the circuit board, in which first insulating layers 1a and 1g and second insulating layers 1b to 1f are laminated, at least one or more sorts of common crystal phases are generated, by making the first insulating layers 1a and 1g and the second insulating layers 1b to 1f burned. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

本発明は回路基板の製法に関し、例えば、マイクロ波帯での比誘電率が高く、かつ高Q値を有する絶縁層と、比誘電率が低い絶縁層とを同時焼成一体化してなり、共振器、コンデンサ、インダクタ等の機能素子を内蔵する回路基板の製法に関するものである。   The present invention relates to a method of manufacturing a circuit board. For example, an insulating layer having a high relative dielectric constant in a microwave band and a high Q value and an insulating layer having a low relative dielectric constant are simultaneously fired and integrated. The present invention relates to a method of manufacturing a circuit board incorporating functional elements such as capacitors and inductors.

従来、強度の弱い絶縁層を強度の強い絶縁層で補強するためや、回路基板中に容量値の高いキャパシタを内蔵するために、絶縁層と、この絶縁層とは異なる材料からなる異種材料絶縁層を積層した回路基板が知られている(例えば、特許文献1参照)。   Conventionally, in order to reinforce a weak insulating layer with a strong insulating layer, or to incorporate a capacitor with a high capacitance value in a circuit board, an insulating layer and a different material insulation made of a material different from this insulating layer are used. A circuit board in which layers are stacked is known (for example, see Patent Document 1).

このような回路基板は、絶縁層と異種材料絶縁層が、セラミックフィラーとガラスからなるガラスセラミックで形成されており、セラミックフィラーやガラス材料を制御することにより、焼成収縮率および熱膨張係数を近づけ、クラックやデラミネーション、及び反りを抑制していた。   In such a circuit board, the insulating layer and the dissimilar material insulating layer are formed of a glass ceramic composed of a ceramic filler and glass, and by controlling the ceramic filler and the glass material, the firing shrinkage rate and the thermal expansion coefficient are brought closer. , Cracks, delamination and warpage were suppressed.

そして、このような回路基板では、電極としてAgまたはCuを用いることができるように低温焼成化するため、絶縁層および異種材料絶縁層がガラス主成分であり、ガラスとフィラー成分がほとんど反応することがなく、焼成収縮挙動は、主にガラス成分の高温粘度変化による流動と、フィラーとの濡れ性によって支配されていた。   And in such a circuit board, since it heat-fires so that Ag or Cu can be used as an electrode, an insulating layer and a dissimilar material insulating layer are glass main components, and glass and a filler component almost react. The firing shrinkage behavior was mainly governed by the flow due to the high temperature viscosity change of the glass component and the wettability with the filler.

また、近年では、共振器、コンデンサ、インダクタ等の機能素子を内蔵した回路基板が、携帯電話をはじめとする各種電子機器に組み込まれている。回路基板は主にマイクロ波帯で用いられ、近年の携帯電話をはじめ電子機器からは小型化、高性能化の要求が高い。   In recent years, circuit boards incorporating functional elements such as resonators, capacitors, and inductors have been incorporated into various electronic devices such as mobile phones. Circuit boards are mainly used in the microwave band, and there is a high demand for downsizing and high performance from electronic devices including mobile phones in recent years.

例えば共振器の小型化には絶縁層の比誘電率が高いことが望まれ、低損失化には高い材料Q値が望まれる。また、インピーダンスマッチングや回路間の不要な干渉の抑制には絶縁層の比誘電率が低いことが望まれる。従って回路基板はこのような要求を満足する2種類以上の絶縁層で形成することにより、回路設計上の制約を無くすことができる。
特開昭59−194493号公報
For example, a high relative dielectric constant of the insulating layer is desired for downsizing the resonator, and a high material Q value is desired for low loss. In addition, it is desired that the dielectric layer has a low dielectric constant for impedance matching and suppression of unnecessary interference between circuits. Therefore, by forming the circuit board with two or more types of insulating layers that satisfy such requirements, restrictions on circuit design can be eliminated.
JP 59-194493 A

しかしながら、従来の方法では異種材料間の焼成収縮挙動を、完全には一致させることが不可能であったため、クラックやデラミネーションは抑制できたとしても、基板の反りを無くすためには、反りを相殺するような異種材料の絶縁層の組み合わせ、例えば、基板の厚み方向の中央部を中心に、絶縁層および異種材料絶縁層を対称にして積層する等、の対策を必要とし、異種材料の絶縁層を積層する場合の積層の順番(層構成)に多くの制約が生じていた。   However, since it was impossible to completely match the firing shrinkage behavior between different materials with the conventional method, even if cracks and delamination could be suppressed, warping was not necessary to eliminate the warpage of the substrate. Insulating dissimilar materials, such as a combination of insulating layers of dissimilar materials that cancel each other, for example, symmetrically laminating insulating layers and dissimilar material insulating layers around the center in the thickness direction of the substrate. Many restrictions have arisen in the order of lamination | stacking (layer structure) in the case of laminating | stacking a layer.

従って、回路設計においても、限定された層構成の中で行うことを余儀無くされ、小型薄型化、多機能化においての異種材料を使用することのメリットが最大限に生かされてはいないのが現状であった。   Therefore, even in circuit design, it is unavoidable to carry out in a limited layer configuration, and the merit of using different materials in miniaturization, thinning, and multi-functioning is not fully utilized. It was the current situation.

本発明は、異種材料の同時焼成に際して、焼成収縮挙動を高レベルで合致させることにより、クラックやデラミネーション、反りを抑制できるとともに、従来では不可能であった層構成の自由度を飛躍的に向上させることができる回路基板の製法を提供することを目的とする。   The present invention can suppress cracks, delamination and warpage by matching the firing shrinkage behavior at a high level at the time of simultaneous firing of different materials, and drastically increases the degree of freedom of the layer structure that was impossible in the past. It is an object of the present invention to provide a circuit board manufacturing method that can be improved.

本発明の回路基板の製法は、主結晶相が異なる第1絶縁層成形体および第2絶縁層成形体が積層された積層成形体を作製し、該積層成形体を焼成し、第1絶縁層および第2絶縁層が積層された回路基板の製法において、焼成することにより、前記第1絶縁層および第2絶縁層に、少なくとも1種以上の共通する結晶相を生成せしめる製法である。   The method for producing a circuit board according to the present invention includes producing a laminated molded body in which a first insulating layer molded body and a second insulating layer molded body having different main crystal phases are laminated, firing the laminated molded body, and forming a first insulating layer. In the method for manufacturing a circuit board on which the second insulating layer is laminated, the first insulating layer and the second insulating layer are baked to generate at least one common crystal phase.

このような製法を採用することにより、第1絶縁層成形体および第2絶縁層成形体の同時焼成時に共通する共通結晶相が生成するため、第1絶縁層成形体および第2絶縁層成形体が強固に接合されるとともに、同一の共通結晶相を含有するため、第1絶縁層と第2絶縁層の熱膨張係数が近づくとともに、焼成収縮開始温度、収縮終了温度を含む収縮挙動が近づき、結果的に第1絶縁層および第2絶縁層を同時焼成一体化しても、反りやデラミネーションを低減できる。   By adopting such a manufacturing method, a common crystal phase is generated at the time of simultaneous firing of the first insulating layer molded body and the second insulating layer molded body. Therefore, the first insulating layer molded body and the second insulating layer molded body are formed. Are firmly bonded and contain the same common crystal phase, the thermal expansion coefficients of the first insulating layer and the second insulating layer approach, and the shrinkage behavior including the firing shrinkage start temperature and shrinkage end temperature approaches, As a result, even if the first insulating layer and the second insulating layer are simultaneously fired and integrated, warpage and delamination can be reduced.

このような製法において、前記第1絶縁層中に前記第1絶縁層成形体の主結晶相と同一の成形体結晶相が存在するとともに、第1絶縁層中の共通結晶相のX線回折測定におけるメインピーク強度Iと、前記第1絶縁層中の成形体結晶相のX線回折測定におけるメインピーク強度Iとの強度比(I/I)が0.5以上であり、かつ、前記第2絶縁層中に前記第2絶縁層成形体の主結晶相と同一の成形体結晶相が存在するとともに、第2絶縁層中の共通結晶相のX線回折測定におけるメインピーク強度Iと、前記第2絶縁層中の成形体結晶相のX線回折測定におけるメインピーク強度I4との強度比(I/I)が0.5以上であることが望ましい。 In such a manufacturing method, the same crystalline body phase as the main crystalline phase of the first insulating layer compact is present in the first insulating layer, and the X-ray diffraction measurement of the common crystal phase in the first insulating layer is performed. The intensity ratio (I 1 / I 2 ) between the main peak intensity I 1 in the X-ray diffraction measurement and the main peak intensity I 2 in the X-ray diffraction measurement of the compact crystal phase in the first insulating layer is 0.5 or more, and In the second insulating layer, the same crystalline body phase as the main crystalline phase of the second insulating layer molded body is present, and the main peak intensity I in the X-ray diffraction measurement of the common crystal phase in the second insulating layer 3 and the main peak intensity I4 in the X-ray diffraction measurement of the molded crystal phase in the second insulating layer (I 3 / I 4 ) is preferably 0.5 or more.

即ち、第1絶縁層および第2絶縁層中に、第1絶縁層成形体および第2絶縁層成形体中のそれぞれの主結晶相と同一の成形体結晶相が存在するとともに、第1絶縁層および第2絶縁層中のそれぞれの共通結晶相のX線回折測定におけるメインピーク強度I、Iと、前記第1絶縁層および第2絶縁層中のそれぞれの成形体結晶相のX線回折測定におけるメインピーク強度I、Iとの強度比(I/I、I/I)が0.5以上であることが望ましい。 That is, in the first insulating layer and the second insulating layer, the same crystalline body phase as the main crystalline phase in each of the first insulating layer molded body and the second insulating layer molded body exists, and the first insulating layer And main peak intensities I 1 and I 3 in X-ray diffraction measurement of the common crystal phase in each of the first and second insulating layers, and X-ray diffraction of each of the compact crystal phases in the first and second insulating layers. It is desirable that the intensity ratio (I 1 / I 2 , I 3 / I 4 ) with the main peak intensities I 2 and I 4 in measurement is 0.5 or more.

このような構成を採用することにより、第1絶縁層および第2絶縁層中の共通結晶相の量が増加することになり、第1絶縁層と第2絶縁層の熱膨張係数がさらに近づくとともに、焼成収縮開始温度、収縮終了温度を含む収縮挙動がさらに近づき、結果的に第1絶縁層および第2絶縁層を同時焼成一体化しても、反りやデラミネーションをさらに低減できる。   By adopting such a configuration, the amount of the common crystal phase in the first insulating layer and the second insulating layer increases, and the thermal expansion coefficients of the first insulating layer and the second insulating layer become closer. Further, the shrinkage behavior including the firing shrinkage start temperature and the shrinkage end temperature approaches, and as a result, even if the first insulating layer and the second insulating layer are simultaneously fired and integrated, warpage and delamination can be further reduced.

本発明の回路基板の製法では、第1絶縁層および第2絶縁層中に、共通結晶相が存在するため、第1絶縁層と第2絶縁層の熱膨張係数が近づくとともに、焼成収縮開始温度、収縮終了温度を含む収縮挙動が異種材料間で近づき、結果的に第1絶縁層および第2絶縁層を同時焼成一体化しても、反りやデラミネーションを低減できるとともに、高い自由度の層構成を実現できる。   In the method for producing a circuit board according to the present invention, since a common crystal phase exists in the first insulating layer and the second insulating layer, the thermal expansion coefficients of the first insulating layer and the second insulating layer approach and the firing shrinkage start temperature The shrinkage behavior including shrinkage end temperature approaches between different materials. As a result, even if the first insulating layer and the second insulating layer are simultaneously fired and integrated, the warp and delamination can be reduced, and the layer structure has a high degree of freedom. Can be realized.

図1は本発明の製法により得られた回路基板の一例を示すもので、図1において、回路基板は、基板1と、この基板1の表面に形成された表面導体2、基板1の内部に形成された内層導体3、ビアホール導体4、及び表面導体2の一部を被覆する絶縁膜5から成されている。   FIG. 1 shows an example of a circuit board obtained by the manufacturing method of the present invention. In FIG. 1, the circuit board includes a substrate 1, a surface conductor 2 formed on the surface of the substrate 1, and the inside of the substrate 1. The formed inner layer conductor 3, via hole conductor 4, and insulating film 5 covering a part of the surface conductor 2 are formed.

基板1は、7層の絶縁体層1a〜1gからなり、その絶縁層1a〜1g間には内層導体3が形成されている。また絶縁体層1a〜1gにはその厚み方向に内層導体3間を接続するため、また内層導体3と表面導体2とを接続するためのビアホール導体4が形成されている。   The substrate 1 is composed of seven insulating layers 1a to 1g, and an inner layer conductor 3 is formed between the insulating layers 1a to 1g. Insulator layers 1a to 1g are formed with via-hole conductors 4 for connecting the inner-layer conductors 3 in the thickness direction and for connecting the inner-layer conductor 3 and the surface conductor 2.

基板1は、7層の絶縁層1a〜1gからなり、第2絶縁層1b〜1fからなる積層体の上下面に、接地導体6を挟むようにして、第2絶縁層1b〜1fとは異種の材料からなる第1絶縁層1a、1gが積層されている。尚、第2絶縁層1b〜1fと、第1絶縁層1a、1gの間に接地導体6を形成しなくても良い。また、基板1の第2絶縁層1fには、内層導体3とビアホール導体4からなるλ/4ストリップライン共振器7が形成されている。ここで、異種材料とは、成分、組成が異なる材料からなるものをいう。   The substrate 1 is composed of seven insulating layers 1a to 1g, and is made of a material different from the second insulating layers 1b to 1f, with the ground conductor 6 sandwiched between the upper and lower surfaces of the laminate composed of the second insulating layers 1b to 1f. First insulating layers 1a and 1g made of are laminated. The ground conductor 6 may not be formed between the second insulating layers 1b to 1f and the first insulating layers 1a and 1g. A λ / 4 stripline resonator 7 including an inner layer conductor 3 and a via hole conductor 4 is formed on the second insulating layer 1 f of the substrate 1. Here, the heterogeneous material means a material made of materials having different components and compositions.

また、基板1は、低誘電率の第1絶縁層1a、1gと、高誘電率で高Q値の第2絶縁層1b〜1fとから構成されており、これらの第1絶縁層1a、1gおよび第2絶縁層1b〜1fには、共通する共通結晶相が存在しており、第1絶縁層1a、1gおよび第2絶縁層1b〜1f中のガラス量がそれぞれ20重量%以下とされている。ガラス量は、特に、Q値の向上と焼結性という理由から、3〜12重量%が望ましい。ここで、ガラスは、焼結助剤(B、LiO)を含むホウケイ酸アルカリ土類系ガラスが望ましい。 The substrate 1 includes low dielectric constant first insulating layers 1a and 1g, and high dielectric constant and high Q value second insulating layers 1b to 1f. These first insulating layers 1a and 1g The second insulating layers 1b to 1f have a common common crystal phase, and the amount of glass in each of the first insulating layers 1a and 1g and the second insulating layers 1b to 1f is 20% by weight or less. Yes. The glass amount is particularly preferably 3 to 12% by weight because of the improvement of the Q value and the sinterability. Here, the glass is preferably an alkaline earth borosilicate glass containing a sintering aid (B 2 O 3 , Li 2 O).

第1絶縁層1a、1gおよび第2絶縁層1b〜1fには、(Mg,Ti)(BO)Oが共通する共通結晶相として存在している。この(Mg,Ti)(BO)OはCuのKα線を用いたX線回折測定において2θ=35度近辺に存在する。 The first insulating layer 1a, the 1g and the second insulating layer 1B~1f, are present as (Mg, Ti) 2 (BO 3) common crystal phase O is common. This (Mg, Ti) 2 (BO 3 ) O exists in the vicinity of 2θ = 35 degrees in the X-ray diffraction measurement using the Kα ray of Cu.

第1絶縁層1a、1gおよび第2絶縁層1b〜1fは、RTiO、BaTi、MgSiO、RZrO、Al、SnTiOおよびZrTiOのうち少なくとも一種(但し、Rはアルカリ土類金属元素)を主成分とし、第2成分として、B、LiO、ROのうち少なくとも一種(但し、Rはアルカリ土類元素)を含有して構成されており、第1絶縁層1a、1gは誘電率10以下とされ、第2絶縁層1b〜1fは誘電率15以上とされている。 The first insulating layers 1a, 1g and the second insulating layers 1b-1f are at least one of RTiO 3 , BaTi 4 O 9 , Mg 2 SiO 4 , RZrO 3 , Al 2 O 3 , SnTiO 4 and ZrTiO 4 (however, R is composed of an alkaline earth metal element) as a main component, and the second component contains at least one of B 2 O 3 , Li 2 O, and RO (where R is an alkaline earth element). The first insulating layers 1a and 1g have a dielectric constant of 10 or less, and the second insulating layers 1b to 1f have a dielectric constant of 15 or more.

第1絶縁層1a、1gとしては、MgSiO−MgTiO主成分とし、第2成分として、B、LiO、SiO、CaO、BaOを含有させたものが望ましい。このような組成では第1絶縁層1a、1gは誘電率10以下とできる。 As the first insulating layers 1a and 1g, those containing Mg 2 SiO 4 —MgTiO 3 as a main component and B 2 O 3 , Li 2 O, SiO 2 , CaO, and BaO as the second component are desirable. With such a composition, the first insulating layers 1a and 1g can have a dielectric constant of 10 or less.

特に、第1絶縁層1a、1gとしては、(1−x)MgSiO・xMgTiOと表した時、xが、0≦x≦0.8を満足する主成分と、該主成分100重量部に対して、BをB換算で3〜20重量部、LiをLiCO換算で1〜10重量部、SiをSiO換算で0〜30重量部、アルカリ土類金属を酸化物換算で1〜5重量部含有するものが望ましい。この場合には、主結晶相としてMgSiOが生成するとともに、LiTiSiO、(Mg,Ti)(BO)Oが生成し、その他に、MgTiO、TiO、SiO等が生成する場合もある。 In particular, as the first insulating layers 1a and 1g, when expressed as (1-x) Mg 2 SiO 4 .xMgTiO 3 , x is a main component satisfying 0 ≦ x ≦ 0.8, and the main component 100 B is 3 to 20 parts by weight in terms of B 2 O 3 with respect to parts by weight, Li is 1 to 10 parts by weight in terms of Li 2 CO 3 , Si is 0 to 30 parts by weight in terms of SiO 2 , alkaline earth metal Is preferably 1 to 5 parts by weight in terms of oxide. In this case, Mg 2 SiO 4 is generated as the main crystal phase, Li 2 TiSiO 5 , (Mg, Ti) 2 (BO 3 ) O is generated, and in addition, MgTiO 3 , TiO 2 , SiO 2, etc. May also generate.

ここで、MgSiOとMgTiOのモル比xを、0≦x≦0.8としたのは、xが0.8を越える場合には、高誘電率のMgTiOの割合が増加するため、比誘電率が大きくなるからである。とりわけ誘電体磁器の比誘電率を小さくするという点からxは0≦x≦0.5が好ましい。さらに、例えば、本発明の第1絶縁体層とMgTiO−CaTiO系の第2絶縁体層との積層体を作製する場合には、焼成収縮挙動を近くするという点からxは0<x≦0.5が望ましい。 Here, the molar ratio x between Mg 2 SiO 4 and MgTiO 3 is set to 0 ≦ x ≦ 0.8. When x exceeds 0.8, the proportion of MgTiO 3 having a high dielectric constant increases. This is because the relative dielectric constant increases. In particular, x is preferably 0 ≦ x ≦ 0.5 from the viewpoint of reducing the dielectric constant of the dielectric ceramic. Further, for example, when a laminated body of the first insulator layer of the present invention and the MgTiO 3 —CaTiO 3 -based second insulator layer is manufactured, x is 0 <x from the viewpoint of close firing shrinkage behavior. ≦ 0.5 is desirable.

また、主成分100重量部に対してBをB換算で3〜20重量部含有したのは、B換算量が3重量部未満の場合には低温焼成が困難となってAgまたはCuを主成分とする導体と同時焼成が困難となり、逆に20重量部を越える場合には、焼結体中のガラス相の割合が増加して、Q値が低下するからである。よって、焼結性を維持し、高いQ値を得るという観点からBはB換算で5〜15重量部含有することが望ましい。硼素含有化合物としては、金属硼素、B、コレマイト、CaB、ホウケイ酸ガラス、ホウケイ酸アルカリガラス、ホウケイ酸アルカリ土類ガラス等がある。 Moreover, the reason why B is contained in an amount of 3 to 20 parts by weight in terms of B 2 O 3 with respect to 100 parts by weight of the main component is that low-temperature firing becomes difficult when the amount of B 2 O 3 equivalent is less than 3 parts by weight. This is because simultaneous firing with a conductor containing Ag or Cu as a main component becomes difficult. Conversely, when the amount exceeds 20 parts by weight, the ratio of the glass phase in the sintered body increases and the Q value decreases. Therefore, it is desirable to contain 5 to 15 parts by weight of B in terms of B 2 O 3 from the viewpoint of maintaining sinterability and obtaining a high Q value. Examples of the boron-containing compound include metal boron, B 2 O 3 , collimite, CaB 2 O 4 , borosilicate glass, borosilicate alkali glass, and borosilicate alkaline earth glass.

またLiをLiCO換算で1〜10重量部含有したのは、LiCO換算量が1重量部未満の場合には低温焼成が困難となってAgまたはCuを主成分とする導体と同時焼成が困難となり、逆に10重量部を越える場合には、Q値が低下するからである。焼結性とQ値の観点からLiのLiCO換算量は4〜9重量部が望ましい。 Also the Li containing 1 to 10 parts by weight Li 2 CO 3 terms, the conductor when Li 2 CO 3 equivalent amount is less than 1 part by weight of the main component Ag or Cu becomes difficult low temperature sintering This is because co-firing becomes difficult, and conversely when the amount exceeds 10 parts by weight, the Q value decreases. From the viewpoint of sinterability and Q value, the Li 2 CO 3 equivalent amount of Li is preferably 4 to 9 parts by weight.

さらにSiをSiO換算で0〜30重量部添加したのは、SiO換算量が30重量部を越えると、ガラス相の割合が減少してQ値が低下するからである。Q値の観点からは、SiのSiO換算量は10重量部以下含有することが望ましい。 Further it was added 0-30 parts by weight in terms of SiO 2 Si, when calculated as SiO 2 amount exceeds 30 parts by weight, because the Q value is lowered the proportion of the glass phase is reduced. From the viewpoint of the Q value, it is desirable to contain 10 parts by weight or less of Si in terms of SiO 2 .

また、主成分100重量部に対して、アルカリ土類金属(Mg、Ca、Sr、Ba)の少なくとも一種を酸化物換算で1〜5重量部含有したのは、これらが酸化物換算で1重量部未満の場合には、焼結過程における収縮開始温度が約870℃と高く、添加効果が得られない。一方、5重量部を越えると、Q値が低下する。とりわけ焼結性とQ値の観点からはアルカリ土類金属は酸化物(MgO,CaO,SrO,BaO)換算で合計1.5〜3.5重量部含有することが好ましい。アルカリ土類金属はBa、Caが高Q値となるという点から望ましい。   Moreover, the reason why 1 to 5 parts by weight of an alkaline earth metal (Mg, Ca, Sr, Ba) is contained in terms of oxide is 1 weight in terms of oxide with respect to 100 parts by weight of the main component. If it is less than the part, the shrinkage start temperature in the sintering process is as high as about 870 ° C., and the effect of addition cannot be obtained. On the other hand, when it exceeds 5 parts by weight, the Q value decreases. In particular, from the viewpoint of sinterability and Q value, the alkaline earth metal is preferably contained in a total amount of 1.5 to 3.5 parts by weight in terms of oxides (MgO, CaO, SrO, BaO). Alkaline earth metals are desirable because Ba and Ca have high Q values.

さらに、焼結性を改善する点から、主成分100重量部に対して、さらにMnをMnO換算で0.1〜15重量部含有することが望ましい。MnをMnO換算で0.1〜15重量部含有せしめたのは、0.1重量部よりも少ない場合にはその添加効果が小さく、さらに15重量部よりも多い場合には誘電特性が悪化するからである。MnはMnO換算で1.2〜7重量部含有することが望ましい。 Further, from the viewpoint of improving the sinterability, it is desirable to further contain 0.1 to 15 parts by weight of Mn in terms of MnO 2 with respect to 100 parts by weight of the main component. When Mn is added in an amount of 0.1 to 15 parts by weight in terms of MnO 2 , the addition effect is small when the amount is less than 0.1 part by weight, and the dielectric property is deteriorated when the amount is more than 15 parts by weight. Because it does. It is desirable to contain 1.2 to 7 parts by weight of Mn in terms of MnO 2 .

このような第1絶縁層では、焼成温度が920℃以下、比誘電率が9.1以下、Qf値が5000以上とできる。   Such a first insulating layer can have a firing temperature of 920 ° C. or lower, a relative dielectric constant of 9.1 or lower, and a Qf value of 5000 or higher.

第2絶縁層1b〜1fは、MgTiO−CaTiOを主成分とし、第2成分として、B、LiO、SiO、CaO、BaOを含有させたものが望ましい。 The second insulating layers 1b to 1f are preferably composed of MgTiO 3 —CaTiO 3 as a main component and B 2 O 3 , Li 2 O, SiO 2 , CaO, BaO as the second component.

特に、第2絶縁層1b〜1fとしては、金属元素として少なくともMgおよびTiを含有し、これらのモル比による組成式を、(1−x)MgTiO・xCaTiOと表した時、前記xが0≦x≦0.2を満足する主成分と、該主成分100重量部に対して、BをB換算で3〜20重量部、アルカリ金属をアルカリ金属炭酸塩換算で1〜10重量部、SiをSiO換算で0.01〜5重量部、アルカリ土類金属をアルカリ土類金属酸化物換算で0.1〜5重量部含有するものが望ましい。この場合には、第2絶縁層1b〜1f中に、主結晶相として、MgTiOが生成するとともに、(Mg,Ti)(BO)Oが生成する。第1絶縁層1a、1gと共通する共通結晶相は(Mg,Ti)(BO)Oとなる。 In particular, as the second insulating layer 1B~1f, when containing at least Mg and Ti as the metal element, a composition formula of these molar ratios, expressed as (1-x) MgTiO 3 · xCaTiO 3, wherein x is B is 3 to 20 parts by weight in terms of B 2 O 3 and alkali metal is 1 to 10 in terms of alkali metal carbonate with respect to 100 parts by weight of the main component satisfying 0 ≦ x ≦ 0.2. parts, 0.01-5 parts by weight of Si in terms of SiO 2, an alkaline earth metal which contains 0.1 to 5 parts by weight alkaline earth metal oxides in terms desirable. In this case, in the second insulating layers 1b to 1f, MgTiO 3 is generated as a main crystal phase and (Mg, Ti) 2 (BO 3 ) O is generated. The common crystal phase common to the first insulating layers 1a and 1g is (Mg, Ti) 2 (BO 3 ) O.

ここで、xを0≦x≦0.2としたのは、xが0.2モルを越える場合には共振周波数の温度係数τfがプラス側に大きくなりすぎてしまうからである。とりわけ誘電体磁器の共振周波数の温度係数τfの観点からはxは0.03≦x≦0.13が好ましい。   Here, x is set to 0 ≦ x ≦ 0.2 because when x exceeds 0.2 mol, the temperature coefficient τf of the resonance frequency becomes too large on the plus side. In particular, from the viewpoint of the temperature coefficient τf of the resonance frequency of the dielectric ceramic, x is preferably 0.03 ≦ x ≦ 0.13.

また、主成分100重量部に対して、BをB換算で3〜20重量部含有したのは、BがB換算で3重量部未満の場合には低温焼成が困難となってAgまたはCuを主成分とする導体と同時焼成が困難となり、逆に20重量部を越える場合には焼結体中のガラス相の割合が増加してQ値が低下するからである。よって、焼結性を維持し、高いQ値を得るという観点からBがB換算で5〜15重量部含有することが望ましい。B含有化合物としては、金属硼素、B、コレマイト、CaB、ホウケイ酸ガラス、ホウケイ酸アルカリガラス、ホウケイ酸アルカリ土類ガラス等がある。 Further, with respect to 100 parts by weight of the main component, B from containing 3 to 20 parts by weight terms of B 2 O 3, when B is less than 3 parts by weight terms of B 2 O 3 it is difficult to low temperature sintering This is because co-firing with a conductor containing Ag or Cu as a main component becomes difficult. Conversely, when the amount exceeds 20 parts by weight, the ratio of the glass phase in the sintered body increases and the Q value decreases. Therefore, it is desirable that B is contained in an amount of 5 to 15 parts by weight in terms of B 2 O 3 from the viewpoint of maintaining sinterability and obtaining a high Q value. Examples of the B-containing compound include metal boron, B 2 O 3 , collimite, CaB 2 O 4 , borosilicate glass, borosilicate alkali glass, and borosilicate alkaline earth glass.

また、アルカリ金属をアルカリ金属炭酸塩換算で1〜10重量部含有したのは、1重量部未満の場合には低温焼成が困難となってAgまたはCuを主成分とする導体と同時焼成が困難となり、逆に10重量部を越える場合には結晶相が変化してQ値が低下するからである。Q値向上の観点から4〜9重量部が望ましい。アルカリ金属としてはLi、Na、Kを例示することができ、この中でもLiが特に望ましい。アルカリ金属含有化合物としては、上記アルカリ金属の炭酸塩、酸化物等を例示することができる。   Also, the alkali metal contained in an amount of 1 to 10 parts by weight in terms of alkali metal carbonate is less than 1 part by weight, making low-temperature firing difficult and simultaneous firing with a conductor mainly composed of Ag or Cu difficult. On the other hand, if the amount exceeds 10 parts by weight, the crystal phase changes and the Q value decreases. From the viewpoint of improving the Q value, 4 to 9 parts by weight is desirable. Examples of the alkali metal include Li, Na, and K. Among these, Li is particularly desirable. Examples of the alkali metal-containing compound include carbonates and oxides of the above alkali metals.

さらに、SiをSiO換算で0.01〜5重量部含有したのは、含有量が0.01重量部未満の場合には、焼結過程における収縮開始温度が約840℃と高く、添加効果が得られないからである。一方、5重量部を越えると比誘電率εrあるいはQ値が低下するからである。誘電体磁器の比誘電率εrあるいはQ値の観点から0.5〜3重量部が望ましい。Si含有化合物としてはSiO、MgSiO等がある。 Furthermore, Si is contained in an amount of 0.01 to 5 parts by weight in terms of SiO 2. When the content is less than 0.01 parts by weight, the shrinkage start temperature in the sintering process is as high as about 840 ° C. It is because it cannot be obtained. On the other hand, if it exceeds 5 parts by weight, the relative dielectric constant εr or the Q value decreases. From the viewpoint of the relative dielectric constant εr or Q value of the dielectric ceramic, 0.5 to 3 parts by weight is desirable. Examples of the Si-containing compound include SiO 2 and MgSiO 3 .

また、アルカリ土類金属をアルカリ土類金属酸化物換算で0.1〜5重量部含有するものである。これらが0.1重量部未満の場合には焼結過程における収縮開始温度が830℃よりも高く、添加効果が得られない。一方、5重量部を越えると共振周波数の温度係数τfがプラス側に大きくなりすぎてしまう。とりわけ焼結性と共振周波数の温度係数τfの観点からは合計0.5〜3.5重量部が好ましい。アルカリ土類金属としては、Mg、Ca、Sr、Baがあり、このなかでもBaが望ましい。アルカリ土類金属含有化合物としては、上記アルカリ金属の炭酸塩、酸化物等を例示することができる。   Moreover, 0.1-5 weight part of alkaline-earth metal is contained in conversion of alkaline-earth metal oxide. When these are less than 0.1 part by weight, the shrinkage start temperature in the sintering process is higher than 830 ° C., and the effect of addition cannot be obtained. On the other hand, if it exceeds 5 parts by weight, the temperature coefficient τf of the resonance frequency becomes too large on the plus side. In particular, from the viewpoint of sinterability and the temperature coefficient τf of the resonance frequency, a total of 0.5 to 3.5 parts by weight is preferable. Examples of the alkaline earth metal include Mg, Ca, Sr, and Ba, and Ba is preferable among them. Examples of the alkaline earth metal-containing compound include carbonates and oxides of the above alkali metals.

さらに、焼結性を改善する点から、主成分100重量部に対して、MnをMnO換算で0.1〜3重量部含有することが望ましい。MnをMnO換算で0.1〜3重量部含有せしめたのは、0.1重量部よりも少ない場合にはその添加効果がなく、さらに3重量部よりも多い場合には誘電特性が悪化するからである。MnはMnO換算で1.2〜1.8重量部含有することが望ましい。 Furthermore, from the viewpoint of improving sinterability, it is desirable to contain 0.1 to 3 parts by weight of Mn in terms of MnO 2 with respect to 100 parts by weight of the main component. When Mn is added in an amount of 0.1 to 3 parts by weight in terms of MnO 2 , the effect is not added when the amount is less than 0.1 part by weight, and the dielectric property is deteriorated when the amount is more than 3 parts by weight. Because it does. It is desirable to contain 1.2 to 1.8 parts by weight of Mn in terms of MnO 2 .

このような第2絶縁体層は、焼成温度920℃以下、比誘電率が18以上、Qf値が20000以上とできる。   Such a second insulator layer can have a firing temperature of 920 ° C. or less, a relative dielectric constant of 18 or more, and a Qf value of 20000 or more.

以上のように構成された回路基板は、異なる材料からなる第1絶縁層成形体および第2絶縁層成形体が積層された積層成形体を作製し、該積層成形体を焼成し、第1絶縁層および第2絶縁層が積層された回路基板の製法において、焼成することにより、第1絶縁層および第2絶縁層に、少なくとも1種以上の共通する共通結晶相を生成せしめることにより得られる。特に、共通結晶相が(Mg,Ti)(BO)Oからなる共通結晶相を生成することが望ましい。 The circuit board configured as described above produces a laminated molded body in which a first insulating layer molded body and a second insulating layer molded body made of different materials are laminated, and the laminated molded body is fired to obtain a first insulation. In the manufacturing method of the circuit board in which the layer and the second insulating layer are laminated, the first insulating layer and the second insulating layer are fired to generate at least one common crystal phase in common. In particular, it is desirable to generate a common crystal phase in which the common crystal phase is made of (Mg, Ti) 2 (BO 3 ) O.

第1絶縁層および第2絶縁層は、結晶粒子同士の固相焼結、ガラスによる液相焼結、さらには、共通結晶相の析出による反応焼結により焼結し、第1絶縁体層と第2絶縁体層は、共通結晶相による拡散接合により接合することになる。   The first insulating layer and the second insulating layer are sintered by solid phase sintering of crystal particles, liquid phase sintering by glass, and further by reactive sintering by precipitation of a common crystal phase. The second insulator layer is bonded by diffusion bonding using a common crystal phase.

積層成形体は、ドクターブレード法等により作製されたグリーンシートを積層することにより作製したり、また、セラミックペーストを順次塗布することにより作製したり、さらに、セラミックペーストを塗布、光硬化、現像等を繰り返すいわゆるフォトリソグラフィー技術を用いて作製したりすることができる。   Laminated molded products are produced by laminating green sheets produced by the doctor blade method, etc., or produced by sequentially applying ceramic paste, and further, applying ceramic paste, photocuring, developing, etc. Can be produced using a so-called photolithography technique.

具体的には、例えば、第1絶縁層成形体と第2絶縁層成形体となるグリーンシートを作製する。グリーンシートは、所定のセラミック粉末と有機バインダーと有機溶剤及び必要に応じて可塑剤とを混合し、スラリー化する。このスラリーを用いてドクターブレード法などによりテープ成形を行い、所定寸法に切断しグリーンシートを作製する。   Specifically, for example, green sheets to be a first insulating layer molded body and a second insulating layer molded body are produced. The green sheet is made into a slurry by mixing a predetermined ceramic powder, an organic binder, an organic solvent, and, if necessary, a plasticizer. Using this slurry, tape is formed by a doctor blade method or the like, and cut into a predetermined size to produce a green sheet.

次に、内部導体間を接続するビアホール導体となる貫通孔をグリーンシートの所定の位置にパンチング等により作製する。導電性ペーストをグリーンシートの貫通孔に充填するとともに、そのグリーンシート上に所定形状の内部導体となる導体膜を印刷形成する。   Next, a through-hole serving as a via-hole conductor that connects the internal conductors is formed by punching or the like at a predetermined position of the green sheet. The conductive paste is filled in the through holes of the green sheet, and a conductor film that becomes an inner conductor of a predetermined shape is printed on the green sheet.

次に導電性ペーストを用いて、表層の第1絶縁層成形体となるグリーンシート上に所定形状の表面導体となる導体膜を印刷形成する。   Next, using a conductive paste, a conductor film to be a surface conductor of a predetermined shape is printed and formed on a green sheet to be a first insulating layer molded body of the surface layer.

このようにして得られたグリーンシートを積層順序に応じて積層し、積層成形体を形成して、一体的に焼成する。以上の製造工程によって回路基板は製造される。   The green sheets thus obtained are laminated according to the lamination order, a laminated molded body is formed, and fired integrally. The circuit board is manufactured by the above manufacturing process.

そして、第1絶縁層および第2絶縁層中に、第1絶縁層成形体および第2絶縁層成形体中のそれぞれの主結晶相と同一の成形体結晶相が存在するとともに、第1絶縁層および第2絶縁層中のそれぞれの共通結晶相のX線回折測定におけるメインピーク強度I、Iと、第1絶縁層および第2絶縁層中のそれぞれの成形体結晶相のX線回折測定におけるメインピーク強度I、Iとの強度比(I/I、I/I)が0.5以上であることが望ましい。 And in the 1st insulating layer and the 2nd insulating layer, while the 1st insulating layer forming object and the 2nd insulating layer forming object have the same formation crystal phase as each main crystal phase, the 1st insulating layer X-ray diffraction measurement of main peak intensities I 1 and I 3 in X-ray diffraction measurement of the common crystal phase in each of the first insulating layer and the second insulating layer, and the crystal phase of each compact in the first insulating layer and the second insulating layer. It is desirable that the intensity ratio (I 1 / I 2 , I 3 / I 4 ) with the main peak intensities I 2 and I 4 is 0.5 or more.

即ち、第1絶縁層1a、1g中の共通結晶相のX線回折測定におけるメインピーク強度Iと、第1絶縁層中の成形体結晶相のメインピーク強度Iの強度比(I/I)が0.5以上であり、しかも、第2絶縁層1b〜1f中の共通結晶相のX線回折測定におけるメインピーク強度Iと、第2絶縁層中の成形体結晶相のメインピーク強度Iの強度比(I/I)が0.5以上とされている。 That is, the first insulating layer 1a, and the main peak intensity I 1 of the X-ray diffraction measurement of common crystalline phase in 1g, the intensity ratio between the main peak intensity I 2 of the compact crystalline phase of the first insulating layer (I 1 / I 2 ) is 0.5 or more, and the main peak intensity I 3 in the X-ray diffraction measurement of the common crystal phase in the second insulating layers 1b to 1f and the main crystalline phase in the second insulating layer The intensity ratio (I 3 / I 4 ) of the peak intensity I 4 is 0.5 or more.

これは、強度比(I/I、I/I)を0.5以上とすることにより、クラックやデラミネーションをさらに抑制できるからである。 This is because cracks and delamination can be further suppressed by setting the strength ratios (I 1 / I 2 , I 3 / I 4 ) to be 0.5 or more.

一方、強度比(I/I、I/I)が0.5未満になると同時焼成後の異種材料間の境界面に中間層が形成され易く、異種材料間の焼成収縮挙動にミスマッチが生じやすくなるためである。とりわけ、中間層を形成させず異種材料間の焼成収縮挙動を厳密に合わせるためには高誘電率の第2絶縁体層の強度比(I/I)は0.7以上、低誘電率の第1絶縁層の強度比(I/I)は1.5以上であることが望ましい。 On the other hand, when the intensity ratio (I 1 / I 2 , I 3 / I 4 ) is less than 0.5, an intermediate layer is easily formed at the boundary surface between different materials after simultaneous firing, which causes the firing shrinkage behavior between different materials. This is because mismatches are likely to occur. In particular, the strength ratio (I 3 / I 4 ) of the second dielectric layer having a high dielectric constant is 0.7 or more in order to precisely match the firing shrinkage behavior between different materials without forming an intermediate layer, and a low dielectric constant The first insulating layer has a strength ratio (I 1 / I 2 ) of preferably 1.5 or more.

例えば、上記したように、第1絶縁層1a、1gとして、MgSiO−MgTiO主成分とし、第2成分として、B、LiO、SiO、CaO、BaOを含有させたものを用い、第2絶縁体層1b〜1fとして、MgTiO−CaTiOを主成分とし、第2成分として、B、LiO、SiO、CaO、BaOを含有させたものを用いた場合には、第1絶縁層成形体の主結晶相はMgSiOであるため、成形体結晶相はMgSiOであり、第2絶縁層成形体の主結晶相はMgTiOであるため、成形体結晶相はMgTiOとなり、第1絶縁層1a、1gと第2絶縁層1b〜1f中の共通結晶相としては、上記したように(Mg,Ti)(BO)Oとなる。 For example, as described above, Mg 2 SiO 4 —MgTiO 3 is a main component as the first insulating layers 1 a and 1 g, and B 2 O 3 , Li 2 O, SiO 2 , CaO, and BaO are included as the second component. The second insulator layers 1b to 1f are composed of MgTiO 3 —CaTiO 3 as a main component and B 2 O 3 , Li 2 O, SiO 2 , CaO, BaO as the second component. Is used, since the main crystal phase of the first insulating layer molded body is Mg 2 SiO 4 , the molded body crystal phase is Mg 2 SiO 4 , and the main crystal phase of the second insulating layer molded body is MgTiO 2. 3 , the compact crystal phase is MgTiO 3 , and the common crystal phase in the first insulating layers 1a and 1g and the second insulating layers 1b to 1f is (Mg, Ti) 2 (BO 3 ) as described above. ) O.

以上のような回路基板の製法では、互いに共通する共通結晶相を形成する第2絶縁層1b〜1fと第1絶縁層1a、1gを同時焼成するため、焼成収縮挙動、熱膨張係数を近づけることができ、自由度の高い層構成を採用することができ、反り、クラック、デラミネーションを抑制できる。   In the circuit board manufacturing method as described above, since the second insulating layers 1b to 1f and the first insulating layers 1a and 1g forming the common crystal phase common to each other are simultaneously fired, the firing shrinkage behavior and the thermal expansion coefficient are brought close to each other. Therefore, it is possible to adopt a layer structure with a high degree of freedom and suppress warping, cracks and delamination.

さらに、図1の回路基板では、第2絶縁層1b〜1fの比誘電率を、上下の第1絶縁層1a、1gの比誘電率よりも高くできるため、高誘電率の第2絶縁層1b〜1fにλ/4ストリップライン共振器7を形成することにより、該共振器7の構成部分であるラインを短縮して共振器を小型化できるとともに、接地導体6と表面導体2の間に低誘電率の第1絶縁層1a、1gを配置することにより、接地導体6と表面導体2の間に生じる浮遊容量を軽減することができる。   Further, in the circuit board of FIG. 1, the relative dielectric constants of the second insulating layers 1b to 1f can be made higher than the relative dielectric constants of the upper and lower first insulating layers 1a and 1g. By forming the λ / 4 stripline resonator 7 in ˜1f, it is possible to reduce the size of the resonator by shortening the line that is a constituent part of the resonator 7 and to reduce the size between the ground conductor 6 and the surface conductor 2. By disposing the first insulating layers 1a and 1g having a dielectric constant, stray capacitance generated between the ground conductor 6 and the surface conductor 2 can be reduced.

尚、図2は回路基板の層構成の例を示すもので、(a)は、5層の第2絶縁層が積層されたものの上下に1層ずつ第1絶縁層を形成した状態、(b)は、1層の第2絶縁層の上下に第1絶縁層を2層ずつ積層した状態、(c)は、2層の第2絶縁層が積層されたものの上面に2層の第1絶縁層を、下面に1層の第1絶縁層を形成した状態、(d)は、2層の第2絶縁層の間に第1絶縁層が形成されたものの上下に第1絶縁層を1層ずつ積層した状態、(e)は、2層の第2絶縁層が積層されたものの上面に2層の第1絶縁層を積層した状態、(f)は、3層の第2絶縁層が積層されたものの上下に第1絶縁層を1層ずつ積層した状態、(g)は、5層の第1絶縁層が積層されたものの上下に1層ずつ第2絶縁層を形成した状態、(h)は、1層の第1絶縁層の上下に、第2絶縁層を2層ずつ積層した状態、(i)は、2層の第1絶縁層が積層されたものの上面に2層の第2絶縁層を積層し、下面に1層の第2絶縁層を積層した状態、(j)は、第1絶縁層と第2絶縁層を交互に積層した状態、(k)は、3層の第1絶縁層の上下に、第2絶縁層を1層ずつ積層した状態を示す。   FIG. 2 shows an example of the layer configuration of the circuit board. FIG. 2A shows a state in which the first insulating layers are formed one by one above and below the stacked second insulating layers of five layers. ) Is a state in which two first insulating layers are stacked on the top and bottom of one second insulating layer, and (c) is a two-layer first insulating layer on the upper surface of a stack of two second insulating layers. In the state where the first insulating layer is formed on the lower surface, (d) shows one layer of the first insulating layer above and below the first insulating layer formed between the two second insulating layers. (E) is a state where two second insulating layers are stacked, and two first insulating layers are stacked on the upper surface, and (f) is a state where three second insulating layers are stacked. (G) shows a state in which the first insulating layers are stacked one by one on the upper and lower sides, and (g) shows a state in which the second insulating layers are formed on the upper and lower sides of the one in which the five first insulating layers are stacked, (h ) Is 1 A state in which two second insulating layers are stacked above and below the first insulating layer, and (i) is a method in which two second insulating layers are stacked on the upper surface of two stacked first insulating layers. , A state in which one second insulating layer is laminated on the lower surface, (j) is a state in which first insulating layers and second insulating layers are alternately laminated, and (k) is an upper and lower side of three first insulating layers. Shows a state in which the second insulating layers are stacked one by one.

粉末、LiCO粉末、SiO粉末、アルカリ土類酸化物(MgO,CaO,SrO,BaO)粉末を表1に示すような組成で添加し、これを用いて作製されたガラスフリットと、原料として純度99%以上のMgSiO、MgTiO粉末を、(1−x)MgSiO・xMgTiOにおいてxが表1の値を満足するように秤量し、有機バインダー、有機溶剤を添加したスラリーをドクターブレード法により薄層化し、グリーンシートを作製し、第1絶縁層成形体を作製した。一方、表1の組成物を所定形状に成形し、表1に示す温度で焼成し、比誘電率およびQf値を測定した。 B 2 O 3 powder, Li 2 CO 3 powder, SiO 2 powder, alkaline earth oxide (MgO, CaO, SrO, BaO) powder was added in the composition shown in Table 1 and produced using this. Glass frit and Mg 2 SiO 4 , MgTiO 3 powder with a purity of 99% or more as raw materials are weighed so that x satisfies the value of Table 1 in (1-x) Mg 2 SiO 4 .xMgTiO 3 , and organic binder The slurry to which the organic solvent was added was thinned by a doctor blade method to produce a green sheet, thereby producing a first insulating layer molded body. On the other hand, the composition shown in Table 1 was molded into a predetermined shape, fired at the temperature shown in Table 1, and the relative dielectric constant and Qf value were measured.

また、純度99%以上のMgTiO粉末と、CaTiO粉末とを、モル比による(1−x)MgTiO・xCaTiOにおいてxが表2の値を満足するように秤量し、B粉末、アルカリ金属炭酸塩粉末(LiCO、NaCO、KCO)、SiO粉末、MnO粉末、さらにアルカリ土類酸化物粉末(MgO、CaO、SrO、BaO)を、表2に示す割合となるように秤量し、純水を媒体とし、ZrOボールを用いたボールミルにて20時間湿式混合した。 Further, the MgTiO 3 powder 99% pure, and CaTiO 3 powder, x is from weighed so as to satisfy the values in Table 2 in (1-x) MgTiO 3 · xCaTiO 3 by molar ratio, B 2 O 3 Powder, alkali metal carbonate powder (Li 2 CO 3 , Na 2 CO 3 , K 2 CO 3 ), SiO 2 powder, MnO 2 powder, and alkaline earth oxide powder (MgO, CaO, SrO, BaO), were weighed so that the ratio shown in Table 2, the pure water as a medium, and mixed for 20 hours wet ball mill using ZrO 2 balls.

次にこの混合物を乾燥し、800℃で1時間仮焼し、この仮焼物を、粉砕粒径が1μm以下になるように粉砕した。この粉末とバインダー等を混練したスラリーをドクターブレード法にてグリーンシートを作製し、第2絶縁層成形体を作製した。一方、表2の組成物を所定形状に成形し、表2に示す温度で焼成し、比誘電率およびQf値を測定した。   Next, the mixture was dried and calcined at 800 ° C. for 1 hour, and the calcined product was pulverized so that the pulverized particle size was 1 μm or less. A green sheet was prepared from the slurry obtained by kneading the powder and a binder by a doctor blade method to prepare a second insulating layer molded body. On the other hand, the composition shown in Table 2 was molded into a predetermined shape, fired at the temperature shown in Table 2, and the relative dielectric constant and Qf value were measured.

この後、上記グリーンシートにビアホール導体を作製するための貫通孔を、上記第1、第2絶縁層成形体の所定の位置にパンチング等により作製し、Agを主成分とする導電性ペーストを貫通孔に充填し、所定形状の内部導体となる導体膜を印刷形成した。一方、最上層、最下層となる第1絶縁層成形体に、Agを主成分とする導電性ペーストを用いて、表面導体となる所定形状の導体膜を印刷形成し、乾燥させた。   Thereafter, through holes for producing via hole conductors in the green sheet are produced by punching or the like at predetermined positions of the first and second insulating layer molded bodies, and the conductive paste mainly composed of Ag is penetrated. The hole was filled and a conductor film serving as an inner conductor having a predetermined shape was formed by printing. On the other hand, a conductive film having a predetermined shape serving as a surface conductor was printed on a first insulating layer molded body serving as the uppermost layer and the lowermost layer using a conductive paste mainly composed of Ag, and dried.

最下層の第1絶縁層成形体の上面に、導電性ペーストが充填され、所定形状の導体膜が形成された第2絶縁層成形体を複数積層し、この後、最上層の第1絶縁層成形体を積層し、積層成形体を作製した。   A plurality of second insulating layer molded bodies filled with a conductive paste and having a conductor film of a predetermined shape are stacked on the upper surface of the lowermost first insulating layer molded body, and then the uppermost first insulating layer The molded bodies were laminated to produce a laminated molded body.

この後、大気中400℃で脱バインダー処理し、さらに910℃で焼成し、図1に示すような回路基板を作製した。尚、絶縁層1a〜1gの厚みは0.15mmであり、回路基板の大きさは、縦10mm、横10mm、厚み1.2mmであった。   Thereafter, the binder was removed at 400 ° C. in the atmosphere, and further baked at 910 ° C. to produce a circuit board as shown in FIG. The insulating layers 1a to 1g had a thickness of 0.15 mm, and the circuit board had a length of 10 mm, a width of 10 mm, and a thickness of 1.2 mm.

第1絶縁層、第2絶縁層に形成される共通結晶相(Mg,Ti)(BO)O(XRDパターンの主ピークは(201))と、それぞれの第1絶縁層、第2絶縁層に調合時から焼結後においても存在している成形体結晶相とのCuのKα線を用いたX線回折測定(XRD)による主ピーク強度比を測定した。尚、第1絶縁層中の結晶相は、主に、MgSiO、(Mg,Ti)(BO)O、MgTiOであり、第2絶縁層中の結晶相は、主に、MgTiO、(Mg,Ti)(BO)Oであった。 The common crystal phase (Mg, Ti) 2 (BO 3 ) O (the main peak of the XRD pattern is (201)) formed in the first insulating layer and the second insulating layer, and the respective first insulating layer and second insulating layer The main peak intensity ratio was measured by X-ray diffractometry (XRD) using Cu Kα rays with the compact crystal phase existing in the layer from the time of preparation to after sintering. The crystal phase in the first insulating layer is mainly Mg 2 SiO 4 , (Mg, Ti) 2 (BO 3 ) O, MgTiO 3 , and the crystal phase in the second insulating layer is mainly They were MgTiO 3 and (Mg, Ti) 2 (BO 3 ) O.

ここで、第2絶縁層の成形体結晶相はMgTiO(XRDパターンの主ピークは(104))、第1絶縁層の成形体結晶相はMgSiO(XRDパターンの主ピークは(211))である。 Here, the compact crystal phase of the second insulating layer is MgTiO 3 (the main peak of the XRD pattern is (104)), and the crystal crystal phase of the first insulating layer is Mg 2 SiO 4 (the main peak of the XRD pattern is (211). )).

そして、第1絶縁層、第2絶縁層に形成される共通結晶相(Mg,Ti)(BO)Oの主ピーク強度I、Iと、第1絶縁層の成形体結晶相の主ピーク強度I、第2絶縁層の成形体結晶相の主ピーク強度Iとの強度比(I/I)、(I/I)を求め、表3に記載した。 Then, the main peak intensities I 1 and I 3 of the common crystal phase (Mg, Ti) 2 (BO 3 ) O formed in the first insulating layer and the second insulating layer, and the compact crystal phase of the first insulating layer the main peak intensity I 3, the intensity ratio of the main peak intensity I 4 of the compact crystalline phase of the second insulating layer (I 1 / I 2), determine the (I 3 / I 4), described in Table 3.

また、作製された基板における反り、クラック、デラミネーション及び境界面での中間層の有無を、基板を研磨して金属顕微鏡及び走査型電子顕微鏡(SEM)で観察することにより評価した。   Further, warpage, cracks, delamination, and the presence or absence of an intermediate layer at the boundary surface in the fabricated substrate were evaluated by polishing the substrate and observing with a metal microscope and a scanning electron microscope (SEM).

尚、試料No.8では、第1絶縁層として、SiO70重量%とMgTiO30重量%からなるセラミックフィラーと、該セラミックフィラー100重量部に対して、Bを12重量部、LiCOを6重量部含有するガラス成分を添加して構成した。

Figure 2006210938
Sample No. 8, as the first insulating layer, a ceramic filler composed of 70% by weight of SiO 2 and 30% by weight of MgTiO 3 , and 12 parts by weight of B 2 O 3 and Li 2 CO 3 with respect to 100 parts by weight of the ceramic filler. A glass component containing 6 parts by weight was added.
Figure 2006210938

Figure 2006210938
Figure 2006210938

Figure 2006210938
Figure 2006210938

これらの表1〜3から、本発明の試料では、第1絶縁層では比誘電率が14以下で、10以下の試料(No.2、4〜7)もあり、しかもQf値が10000以上であり、第2絶縁層では比誘電率が19以上で、Qf値が22000以上であり、このような第1絶縁層と第2絶縁層とを同時焼成しても、反り、クラック、デラミネーションが発生していないことが判る。   From Tables 1 to 3, in the sample of the present invention, the first insulating layer has a relative dielectric constant of 14 or less, and there are samples of 10 or less (No. 2, 4 to 7), and the Qf value is 10,000 or more. The second insulating layer has a relative dielectric constant of 19 or more and a Qf value of 22000 or more. Even when the first insulating layer and the second insulating layer are fired at the same time, warpage, cracks, and delamination occur. It turns out that it has not occurred.

これに対して、試料No.8では、第1絶縁層と第2絶縁層とに共通する共通結晶相が生成しておらず、これにより、同時焼成は可能であるものの、第1絶縁層と第2絶縁層との間に剥がれが発生した。   In contrast, sample no. In FIG. 8, a common crystal phase common to the first insulating layer and the second insulating layer is not generated, and thus simultaneous firing is possible, but between the first insulating layer and the second insulating layer is possible. Peeling occurred.

図3に、試料No.2における第1絶縁層と第2絶縁層のX線回折測定結果を記載した。この図3から明らかなように、第1絶縁層と第2絶縁層に共通結晶相である(Mg,Ti)(BO)Oが析出するとともに、第1絶縁層に、成形体結晶相としてMgSiOが、第2絶縁層に、成形体結晶相としてMgTiOが析出しており、I/Iが1.5、I/Iが0.7であることがわかる。共通結晶相である(Mg,Ti)(BO)Oは低温焼成可能であり、また、高いQ値を有するため、AgやAg合金、Cuを主成分とする導体と同時焼成でき、第1絶縁層および第2絶縁層の高Q値化を図ることができる。 In FIG. The X-ray-diffraction measurement result of the 1st insulating layer and 2nd insulating layer in 2 was described. As is apparent from FIG. 3, (Mg, Ti) 2 (BO 3 ) O, which is a common crystal phase, is precipitated in the first insulating layer and the second insulating layer, and the compact crystal phase is formed in the first insulating layer. As Mg 2 SiO 4 , MgTiO 3 is precipitated as a compact crystal phase in the second insulating layer, and I 1 / I 2 is 1.5 and I 3 / I 4 is 0.7. . Since the common crystal phase (Mg, Ti) 2 (BO 3 ) O can be fired at a low temperature and has a high Q value, it can be fired simultaneously with a conductor mainly composed of Ag, an Ag alloy, and Cu. It is possible to increase the Q value of the first insulating layer and the second insulating layer.

セラミック回路基板の断面図を示す。1 shows a cross-sectional view of a ceramic circuit board. セラミック回路基板の層構成の例を示す説明図である。It is explanatory drawing which shows the example of a layer structure of a ceramic circuit board. 試料No.2の第1絶縁層、第2絶縁層のX線回折結果を示す図である。Sample No. It is a figure which shows the X-ray-diffraction result of 2 1st insulating layers and 2nd insulating layers.

符号の説明Explanation of symbols

1a、1g・・・第1絶縁層
1b〜1f・・・第2絶縁層
1a, 1g ... 1st insulating layer 1b-1f ... 2nd insulating layer

Claims (2)

主結晶相が異なる第1絶縁層成形体および第2絶縁層成形体が積層された積層成形体を作製し、該積層成形体を焼成し、第1絶縁層および第2絶縁層が積層された回路基板の製法において、焼成することにより、前記第1絶縁層および第2絶縁層に、少なくとも1種以上の共通する共通結晶相を生成せしめることを特徴とする回路基板の製法。 A laminated molded body in which the first insulating layer molded body and the second insulating layer molded body having different main crystal phases were laminated, the laminated molded body was fired, and the first insulating layer and the second insulating layer were laminated. In the method for producing a circuit board, a method for producing a circuit board, wherein at least one common crystal phase is generated in the first insulating layer and the second insulating layer by firing. 前記第1絶縁層中に前記第1絶縁層成形体の主結晶相と同一の成形体結晶相が存在するとともに、前記第1絶縁層中の共通結晶相のX線回折測定におけるメインピーク強度Iと、前記第1絶縁層中の成形体結晶相のX線回折測定におけるメインピーク強度Iとの強度比(I/I)が0.5以上であり、かつ、前記第2絶縁層中に前記第2絶縁層成形体の主結晶相と同一の成形体結晶相が存在するとともに、前記第2絶縁層中の共通結晶相のX線回折測定におけるメインピーク強度Iと、前記第2絶縁層中の成形体結晶相のX線回折測定におけるメインピーク強度Iとの強度比(I/I)が0.5以上であることを特徴とする請求項1記載の回路基板の製法。 In the first insulating layer, there is a compact crystal phase identical to the main crystal phase of the first insulating layer compact, and the main peak intensity I in the X-ray diffraction measurement of the common crystal phase in the first insulating layer. 1 and the intensity ratio (I 1 / I 2 ) between the main peak intensity I 2 in the X-ray diffraction measurement of the crystal phase of the compact in the first insulating layer is 0.5 or more, and the second insulation The same crystalline phase as the main crystalline phase of the second insulating layer molded body is present in the layer, and the main peak intensity I 3 in the X-ray diffraction measurement of the common crystalline phase in the second insulating layer, 2. The circuit according to claim 1, wherein the intensity ratio (I 3 / I 4 ) with respect to the main peak intensity I 4 in the X-ray diffraction measurement of the crystal phase of the compact in the second insulating layer is 0.5 or more. Board manufacturing method.
JP2006076653A 2006-03-20 2006-03-20 Circuit board manufacturing method Expired - Fee Related JP4467535B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006076653A JP4467535B2 (en) 2006-03-20 2006-03-20 Circuit board manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006076653A JP4467535B2 (en) 2006-03-20 2006-03-20 Circuit board manufacturing method

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2000092469A Division JP3825225B2 (en) 1999-10-29 2000-03-29 Circuit board

Publications (2)

Publication Number Publication Date
JP2006210938A true JP2006210938A (en) 2006-08-10
JP4467535B2 JP4467535B2 (en) 2010-05-26

Family

ID=36967340

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006076653A Expired - Fee Related JP4467535B2 (en) 2006-03-20 2006-03-20 Circuit board manufacturing method

Country Status (1)

Country Link
JP (1) JP4467535B2 (en)

Also Published As

Publication number Publication date
JP4467535B2 (en) 2010-05-26

Similar Documents

Publication Publication Date Title
JP4840935B2 (en) Ceramic multilayer substrate
JP4371141B2 (en) Insulator ceramic composition, insulating ceramic sintered body, and multilayer ceramic electronic component
JP5343853B2 (en) Glass ceramic composition, glass ceramic sintered body and multilayer ceramic electronic component
JP5056528B2 (en) Insulator ceramic composition and insulator ceramic using the same
JP5104761B2 (en) Ceramic substrate and manufacturing method thereof
JP5821975B2 (en) Composite multilayer ceramic electronic components
JP4883224B2 (en) Low temperature sintered ceramic material and ceramic substrate
JP5435176B2 (en) Composite multilayer ceramic electronic components
JP5040918B2 (en) Glass ceramic composition, glass ceramic sintered body, and multilayer ceramic electronic component
JP5761341B2 (en) Glass ceramic composition
JP6458863B2 (en) Low temperature sintered ceramic materials, ceramic sintered bodies and ceramic electronic components
JP4984850B2 (en) Glass ceramic composition
JP5316545B2 (en) Glass ceramic composition and glass ceramic substrate
WO2007074606A1 (en) Method for production of forsterite powder, forsterite powder, sintered forsterite, ceramic insulator composition, and laminated ceramic electronic element
JP5533674B2 (en) Low temperature sintered ceramic material and ceramic substrate
WO2013121929A1 (en) Composite multilayer ceramic electronic component
JP6728859B2 (en) Ceramic substrate and manufacturing method thereof
JP3903781B2 (en) Composite multilayer ceramic electronic component and method for manufacturing the same
JP3825225B2 (en) Circuit board
JP5527116B2 (en) Dielectric ceramic composition and multilayer ceramic electronic component
JP3934841B2 (en) Multilayer board
JP4467535B2 (en) Circuit board manufacturing method
JP3764605B2 (en) Circuit board manufacturing method
JP2007173857A (en) Multilayer substrate and method for manufacturing same
JP2003026472A (en) Method for producing multilayer ceramic electronic parts, multilayer ceramic electronic parts and raw composite multilayer body for producing multilayer ceramic electronic parts

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061117

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090728

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090928

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100126

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100223

R150 Certificate of patent or registration of utility model

Ref document number: 4467535

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130305

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130305

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140305

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees