JP2006178429A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2006178429A5 JP2006178429A5 JP2005335195A JP2005335195A JP2006178429A5 JP 2006178429 A5 JP2006178429 A5 JP 2006178429A5 JP 2005335195 A JP2005335195 A JP 2005335195A JP 2005335195 A JP2005335195 A JP 2005335195A JP 2006178429 A5 JP2006178429 A5 JP 2006178429A5
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- resistor
- electrically connected
- operational amplifier
- buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims 8
Claims (8)
前記オペアンプの第1の入力端子は、前記抵抗の一方の端子に電気的に接続され、A first input terminal of the operational amplifier is electrically connected to one terminal of the resistor;
前記オペアンプの出力端子は、前記抵抗の他方の端子と、前記バッファの低電源端子とに電気的に接続され、The output terminal of the operational amplifier is electrically connected to the other terminal of the resistor and the low power supply terminal of the buffer,
前記オペアンプの第2の入力端子は、前記バッファの高電源端子に電気的に接続されていることを特徴とする半導体装置。The semiconductor device, wherein a second input terminal of the operational amplifier is electrically connected to a high power supply terminal of the buffer.
前記オペアンプの第1の入力端子は、前記抵抗の一方の端子に電気的に接続され、A first input terminal of the operational amplifier is electrically connected to one terminal of the resistor;
前記オペアンプの出力端子は、前記バイポーラトランジスタのベースに電気的に接続され、The output terminal of the operational amplifier is electrically connected to the base of the bipolar transistor,
前記バイポーラトランジスタのエミッタは、前記抵抗の他方の端子と、前記バッファの低電源端子とに電気的に接続され、An emitter of the bipolar transistor is electrically connected to the other terminal of the resistor and a low power supply terminal of the buffer;
前記オペアンプの第2の入力端子は、前記バッファの高電源端子に電気的に接続されていることを特徴とする半導体装置。The semiconductor device, wherein a second input terminal of the operational amplifier is electrically connected to a high power supply terminal of the buffer.
前記オペアンプの第1の入力端子は、前記抵抗の一方の端子に電気的に接続され、A first input terminal of the operational amplifier is electrically connected to one terminal of the resistor;
前記オペアンプの出力端子は、前記抵抗の他方の端子と、前記バッファの低電源端子とに電気的に接続され、The output terminal of the operational amplifier is electrically connected to the other terminal of the resistor and the low power supply terminal of the buffer,
前記オペアンプの第2の入力端子は、前記バッファの高電源端子と、前記発光素子のアノードとに電気的に接続されていることを特徴とする半導体装置。The semiconductor device, wherein a second input terminal of the operational amplifier is electrically connected to a high power supply terminal of the buffer and an anode of the light emitting element.
前記オペアンプの第1の入力端子は、前記抵抗の一方の端子に電気的に接続され、A first input terminal of the operational amplifier is electrically connected to one terminal of the resistor;
前記オペアンプの出力端子は、前記バイポーラトランジスタのベースに電気的に接続され、The output terminal of the operational amplifier is electrically connected to the base of the bipolar transistor,
前記バイポーラトランジスタのエミッタは、前記抵抗の他方の端子と、前記バッファの低電源端子とに電気的に接続され、An emitter of the bipolar transistor is electrically connected to the other terminal of the resistor and a low power supply terminal of the buffer;
前記オペアンプの第2の入力端子は、前記バッファの高電源端子と、前記発光素子のアノードとに電気的に接続されていることを特徴とする半導体装置。The semiconductor device, wherein a second input terminal of the operational amplifier is electrically connected to a high power supply terminal of the buffer and an anode of the light emitting element.
前記オペアンプの第1の入力端子は、前記第1の抵抗の一方の端子と、前記第2の抵抗の一方の端子とに電気的に接続され、A first input terminal of the operational amplifier is electrically connected to one terminal of the first resistor and one terminal of the second resistor;
前記オペアンプの第2の入力端子は、前記第3の抵抗の一方の端子と、前記第4の抵抗の一方の端子とに電気的に接続され、A second input terminal of the operational amplifier is electrically connected to one terminal of the third resistor and one terminal of the fourth resistor;
前記オペアンプの出力端子は、前記第2の抵抗の他方の端子と、前記バッファの低電源端子とに電気的に接続され、The output terminal of the operational amplifier is electrically connected to the other terminal of the second resistor and the low power supply terminal of the buffer;
前記第1の抵抗の他方の端子は、第1の配線に電気的に接続され、The other terminal of the first resistor is electrically connected to the first wiring;
前記第3の抵抗の他方の端子は、第2の配線に電気的に接続され、The other terminal of the third resistor is electrically connected to the second wiring,
前記第4の抵抗の他方の端子は、第3の配線に電気的に接続され、The other terminal of the fourth resistor is electrically connected to the third wiring,
前記第2の配線は、前記バッファの高電源端子に電気的に接続されていることを特徴とする半導体装置。The semiconductor device, wherein the second wiring is electrically connected to a high power supply terminal of the buffer.
前記オペアンプの第1の入力端子は、前記第1の抵抗の一方の端子と、前記第2の抵抗の一方の端子とに電気的に接続され、A first input terminal of the operational amplifier is electrically connected to one terminal of the first resistor and one terminal of the second resistor;
前記オペアンプの第2の入力端子は、前記第3の抵抗の一方の端子と、前記第4の抵抗の一方の端子とに電気的に接続され、A second input terminal of the operational amplifier is electrically connected to one terminal of the third resistor and one terminal of the fourth resistor;
前記オペアンプの出力端子は、前記バイポーラトランジスタのベースに電気的に接続され、The output terminal of the operational amplifier is electrically connected to the base of the bipolar transistor,
前記バイポーラトランジスタのコレクタは、第4の配線に電気的に接続され、A collector of the bipolar transistor is electrically connected to a fourth wiring;
前記バイポーラトランジスタのエミッタは、前記第2の抵抗の他方の端子と、前記バッファの低電源端子とに電気的に接続され、An emitter of the bipolar transistor is electrically connected to the other terminal of the second resistor and a low power supply terminal of the buffer;
前記第1の抵抗の他方の端子は、第1の配線に電気的に接続され、The other terminal of the first resistor is electrically connected to the first wiring;
前記第3の抵抗の他方の端子は、第2の配線に電気的に接続され、The other terminal of the third resistor is electrically connected to the second wiring,
前記第4の抵抗の他方の端子は、第3の配線に電気的に接続され、The other terminal of the fourth resistor is electrically connected to the third wiring,
前記第2の配線は、前記バッファの高電源端子に電気的に接続されることを特徴とする半導体装置。The semiconductor device, wherein the second wiring is electrically connected to a high power supply terminal of the buffer.
前記オペアンプの第1の入力端子は、前記第1の抵抗の一方の端子と、前記第2の抵抗の一方の端子とに電気的に接続され、A first input terminal of the operational amplifier is electrically connected to one terminal of the first resistor and one terminal of the second resistor;
前記オペアンプの第2の入力端子は、前記第3の抵抗の一方の端子と、前記第4の抵抗の一方の端子とに電気的に接続され、A second input terminal of the operational amplifier is electrically connected to one terminal of the third resistor and one terminal of the fourth resistor;
前記オペアンプの出力端子は、前記第2の抵抗の他方の端子と、前記バッファの低電源端子とに電気的に接続され、The output terminal of the operational amplifier is electrically connected to the other terminal of the second resistor and the low power supply terminal of the buffer;
前記第1の抵抗の他方の端子は、第1の配線に電気的に接続され、The other terminal of the first resistor is electrically connected to the first wiring;
前記第3の抵抗の他方の端子は、第2の配線に電気的に接続され、The other terminal of the third resistor is electrically connected to the second wiring,
前記第4の抵抗の他方の端子は、第3の配線に電気的に接続され、The other terminal of the fourth resistor is electrically connected to the third wiring,
前記第2の配線は、前記バッファの高電源端子と、前記発光素子のアノードとに電気的に接続されていることを特徴とする半導体装置。The semiconductor device, wherein the second wiring is electrically connected to a high power supply terminal of the buffer and an anode of the light emitting element.
前記オペアンプの第1の入力端子は、前記第1の抵抗の一方の端子と、前記第2の抵抗の一方の端子とに電気的に接続され、A first input terminal of the operational amplifier is electrically connected to one terminal of the first resistor and one terminal of the second resistor;
前記オペアンプの第2の入力端子は、前記第3の抵抗の一方の端子と、前記第4の抵抗の一方の端子とに電気的に接続され、A second input terminal of the operational amplifier is electrically connected to one terminal of the third resistor and one terminal of the fourth resistor;
前記オペアンプの出力端子は、前記バイポーラトランジスタのベースに電気的に接続され、The output terminal of the operational amplifier is electrically connected to the base of the bipolar transistor,
前記バイポーラトランジスタのコレクタは、第4の配線に電気的に接続され、A collector of the bipolar transistor is electrically connected to a fourth wiring;
前記バイポーラトランジスタのエミッタは、前記第2の抵抗の他方の端子と、前記バッファの低電源端子とに電気的に接続され、An emitter of the bipolar transistor is electrically connected to the other terminal of the second resistor and a low power supply terminal of the buffer;
前記第1の抵抗の他方の端子は、第1の配線に電気的に接続され、The other terminal of the first resistor is electrically connected to the first wiring;
前記第3の抵抗の他方の端子は、第2の配線に電気的に接続され、The other terminal of the third resistor is electrically connected to the second wiring,
前記第4の抵抗の他方の端子は、第3の配線に電気的に接続され、The other terminal of the fourth resistor is electrically connected to the third wiring,
前記第2の配線は、前記バッファの高電源端子と、前記発光素子のアノードとに電気的に接続されることを特徴とする半導体装置。The semiconductor device, wherein the second wiring is electrically connected to a high power supply terminal of the buffer and an anode of the light emitting element.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005335195A JP4869688B2 (en) | 2004-11-24 | 2005-11-21 | Active matrix light emitting device |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004339684 | 2004-11-24 | ||
JP2004339684 | 2004-11-24 | ||
JP2005335195A JP4869688B2 (en) | 2004-11-24 | 2005-11-21 | Active matrix light emitting device |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2006178429A JP2006178429A (en) | 2006-07-06 |
JP2006178429A5 true JP2006178429A5 (en) | 2008-12-18 |
JP4869688B2 JP4869688B2 (en) | 2012-02-08 |
Family
ID=36732556
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005335195A Expired - Fee Related JP4869688B2 (en) | 2004-11-24 | 2005-11-21 | Active matrix light emitting device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4869688B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2012077258A1 (en) * | 2010-12-10 | 2012-06-14 | パナソニック株式会社 | Display device and driving method therefor |
-
2005
- 2005-11-21 JP JP2005335195A patent/JP4869688B2/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2008167017A5 (en) | ||
JP2009246347A5 (en) | ||
TW200635209A (en) | Semiconductor circuit | |
TW200746926A (en) | Electrostatic breakdown protection circuit and semiconductor integrated circuit device fabricated therewith | |
US8471478B2 (en) | Light control signal generating circuit | |
GB2433168A (en) | Temperature-compensated bias circuit for power amplifier | |
ATE503299T1 (en) | TEMPERATURE INSENSITIVE BIAS CIRCUIT FOR HIGH POWER AMPLIFIER | |
JP3173326U (en) | Array type constant current drive circuit | |
TW200729697A (en) | Power amplifier | |
JP2006178429A5 (en) | ||
JP2006100633A5 (en) | ||
JP2013093448A5 (en) | ||
CN101000931B (en) | P-channel high power semiconductor constant-current diode and manufacturing method thereof | |
JP2009034925A5 (en) | ||
TW200639609A (en) | Band-gap reference voltage circuit | |
US8957605B2 (en) | LED driving circuit | |
RU2008103997A (en) | CASCODE DIFFERENTIAL AMPLIFIER | |
RU2008106717A (en) | CURRENT MIRROR | |
JP2006522570A5 (en) | ||
JP2006011401A5 (en) | ||
RU2005105928A (en) | Transistor key | |
JP2004266875A5 (en) | ||
CN110324941A (en) | LED illumination driving circuit | |
CN201066692Y (en) | P channel high-power semiconductor constant current diode | |
JP2023044711A (en) | LED light emitting device |