JP2006164249A5 - - Google Patents

Download PDF

Info

Publication number
JP2006164249A5
JP2006164249A5 JP2005322333A JP2005322333A JP2006164249A5 JP 2006164249 A5 JP2006164249 A5 JP 2006164249A5 JP 2005322333 A JP2005322333 A JP 2005322333A JP 2005322333 A JP2005322333 A JP 2005322333A JP 2006164249 A5 JP2006164249 A5 JP 2006164249A5
Authority
JP
Japan
Prior art keywords
resin film
conductive film
film
roll
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005322333A
Other languages
Japanese (ja)
Other versions
JP4799130B2 (en
JP2006164249A (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2005322333A priority Critical patent/JP4799130B2/en
Priority claimed from JP2005322333A external-priority patent/JP4799130B2/en
Publication of JP2006164249A publication Critical patent/JP2006164249A/en
Publication of JP2006164249A5 publication Critical patent/JP2006164249A5/ja
Application granted granted Critical
Publication of JP4799130B2 publication Critical patent/JP4799130B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Claims (25)

帯状又は線状の導電膜、第1の樹脂膜、集積回路及び第2の樹脂膜が少なくとも積層された積層体が、前記第2の樹脂膜を外側にして、ロール状に巻かれており、前記帯状又は線状の導電膜は前記集積回路に電気的に接続されていることを特徴とするICチップ。   A laminate in which at least a belt-like or linear conductive film, a first resin film, an integrated circuit, and a second resin film are laminated is wound in a roll shape with the second resin film on the outside, The IC chip, wherein the strip-shaped or linear conductive film is electrically connected to the integrated circuit. 帯状又は線状の導電膜、第1の樹脂膜、集積回路及び第2の樹脂膜が少なくとも積層された積層体が、前記第2の樹脂膜を外側にして、ロール状に巻かれており、前記導電膜は前記集積回路に電気的に接続され、表面は前記第1及び第2の樹脂膜に覆われていることを特徴とするICチップ。   A laminate in which at least a belt-like or linear conductive film, a first resin film, an integrated circuit, and a second resin film are laminated is wound in a roll shape with the second resin film on the outside, The IC chip, wherein the conductive film is electrically connected to the integrated circuit, and the surface is covered with the first and second resin films. 集積回路、第1の樹脂膜、帯状又は線状の導電膜及び第2の樹脂膜が少なくとも積層された積層体が、前記第2の樹脂膜を外側にして、ロール状に巻かれており、前記帯状又は線状の導電膜は前記集積回路に電気的に接続されていることを特徴とするICチップ。   A laminate in which at least an integrated circuit, a first resin film, a strip-like or linear conductive film, and a second resin film are laminated is wound in a roll shape with the second resin film on the outside, The IC chip, wherein the strip-shaped or linear conductive film is electrically connected to the integrated circuit. 集積回路、第1の樹脂膜、帯状又は線状の導電膜及び第2の樹脂膜が少なくとも積層された積層体が、前記第2の樹脂膜を外側にして、ロール状に巻かれており、前記導電膜は前記集積回路に電気的に接続され、表面は前記第1及び第2の樹脂膜に覆われていることを特徴とするICチップ。   A laminate in which at least an integrated circuit, a first resin film, a strip-like or linear conductive film, and a second resin film are laminated is wound in a roll shape with the second resin film on the outside, The IC chip, wherein the conductive film is electrically connected to the integrated circuit, and the surface is covered with the first and second resin films. 導電膜、第1の樹脂膜、集積回路及び第2の樹脂膜が少なくとも積層された積層体を前記第2の樹脂膜を外側に巻いてロール状にしたものを、断面に前記積層体のロールが現れる方向にそって、切断して形成されたものであり、前記導電膜は前記集積回路に電気的に接続されていることを特徴とするICチップ。   A laminate in which at least the conductive film, the first resin film, the integrated circuit, and the second resin film are laminated is wound around the second resin film to form a roll. An IC chip, wherein the conductive film is formed by cutting along the direction in which the conductive film appears, and the conductive film is electrically connected to the integrated circuit. 導電膜、第1の樹脂膜、集積回路及び第2の樹脂膜が少なくとも積層された積層体を、前記第2の樹脂膜を外側にして、巻いてロール状にしたものを、断面に前記積層体のロールが現れる方向にそって、切断して形成されたものであり、当該切断面は前記第1及び前記第2の樹脂膜でなり、前記導電膜は前記集積回路に電気的に接続されていることを特徴とするICチップ。   A laminate in which at least the conductive film, the first resin film, the integrated circuit, and the second resin film are laminated is wound in a roll shape with the second resin film on the outside. It is formed by cutting along the direction in which the body roll appears, and the cut surface is composed of the first and second resin films, and the conductive film is electrically connected to the integrated circuit. IC chip characterized by the above. 集積回路、第1の樹脂膜、導電膜及び第2の樹脂膜が少なくとも積層された積層体を前記第2の樹脂膜を外側に巻いてロール状にしたものを、断面に前記積層体のロールが現れる方向にそって、切断して形成されたものであり、前記導電膜は前記集積回路に電気的に接続されていることを特徴とするICチップ。   A laminated body in which at least the integrated circuit, the first resin film, the conductive film, and the second resin film are laminated is formed by rolling the second resin film outward to form a roll. An IC chip, wherein the conductive film is formed by cutting along the direction in which the conductive film appears, and the conductive film is electrically connected to the integrated circuit. 集積回路、第1の樹脂膜、導電膜及び第2の樹脂膜が少なくとも積層された積層体を前記第2の樹脂膜を外側に巻いてロール状にしたものを、断面に前記積層体のロールが現れる方向にそって、切断して形成されたものであり、当該切断面は前記第1及び前記第2の樹脂膜でなり、前記導電膜は前記集積回路に電気的に接続されていることを特徴とするICチップ。   A laminated body in which at least the integrated circuit, the first resin film, the conductive film, and the second resin film are laminated is formed by rolling the second resin film outward to form a roll. The cut surface is formed of the first and second resin films, and the conductive film is electrically connected to the integrated circuit. IC chip characterized by 請求項1乃至請求項8のいずれか一において、前記第1及び第2の樹脂膜は同じ材料でなることを特徴とするICチップ。 Any one to Oite of claims 1 to 8, wherein the first and second resin films IC chip characterized by comprising the same material. 請求項1乃至請求項9のいずれか一において、前記ICチップは、さらにその外側をフィルムで封止されていることを特徴とするICチップ。 10. The IC chip according to claim 1 , wherein the IC chip is further sealed with a film on the outside thereof . 11. 導電膜、第1の樹脂膜、複数の集積回路及び第2の樹脂膜を少なくとも積層した積層体を前記第2の樹脂膜側を外側に巻いてロール状にし、前記第1及び第2の樹脂膜を軟化させ、前記導電膜を前記集積回路に電気的に接続させた状態で、前記積層体をロール状に固定し、前記積層体を断面に前記積層体のロールが現れる方向にそって切断することを特徴とするICチップの作製方法。   A laminate in which at least a conductive film, a first resin film, a plurality of integrated circuits, and a second resin film are laminated is wound around the second resin film side to form a roll, and the first and second resins In a state where the film is softened and the conductive film is electrically connected to the integrated circuit, the laminated body is fixed in a roll shape, and the laminated body is cut along a direction in which the roll of the laminated body appears in a cross section. A method for manufacturing an IC chip, characterized by: 複数の集積回路、第1の樹脂膜、導電膜及び第2の樹脂膜を少なくとも積層した積層体を、前記第2の樹脂膜側を外側にして、巻いてロール状にし、前記第1及び第2の樹脂膜を軟化させ、前記導電膜を前記集積回路に電気的に接続させた状態で、前記積層体をロール状に固定し、前記積層体を断面に前記積層体のロールが現れる方向にそって切断することを特徴とするICチップの作製方法。   A laminated body in which a plurality of integrated circuits, a first resin film, a conductive film, and a second resin film are laminated is wound into a roll shape with the second resin film side outside, and the first and first In the state where the resin film of 2 is softened and the conductive film is electrically connected to the integrated circuit, the laminated body is fixed in a roll shape, and the roll of the laminated body appears in a cross section of the laminated body. A method for manufacturing an IC chip, which is cut along the cut. 請求項11又は12において、前記導電膜はシート状であることを特徴とするICチップの作製方法。   13. The method for manufacturing an IC chip according to claim 11, wherein the conductive film has a sheet shape. 複数の導電膜、第1の樹脂膜、複数の集積回路及び第2の樹脂膜を少なくとも積層した積層体を、前記第2の樹脂膜側を外側にして、巻いてロール状にし、前記第1及び第2の樹脂膜を軟化させ、前記導電膜を前記集積回路に電気的に接続させた状態で、前記積層体をロール状に固定し、前記積層体を断面に前記積層体のロールが現れる方向にそって切断することを特徴とするICチップの作製方法。   A laminate in which a plurality of conductive films, a first resin film, a plurality of integrated circuits, and a second resin film are stacked is wound into a roll shape with the second resin film side outside, and the first And the second resin film is softened, and the laminated body is fixed in a roll shape in a state where the conductive film is electrically connected to the integrated circuit, and the roll of the laminated body appears in a cross section of the laminated body A method for manufacturing an IC chip, characterized by cutting along a direction. 複数の集積回路、第1の樹脂膜、帯状又は線状の複数の導電膜及び第2の樹脂膜を少なくとも積層した積層体を、前記第2の樹脂膜側を外側にして、巻いてロール状にし、前記第1及び第2の樹脂膜を軟化させ、前記複数の導電膜をそれぞれ前記集積回路の1つに電気的に接続させた状態で、前記積層体をロール状に固定し、前記積層体を断面に前記積層体のロールが現れる方向にそって切断することを特徴とするICチップの作製方法。   A laminated body in which a plurality of integrated circuits, a first resin film, a plurality of strip-like or linear conductive films, and a second resin film are laminated is wound in a roll shape with the second resin film side facing outside. And softening the first and second resin films and electrically connecting the plurality of conductive films to one of the integrated circuits, and fixing the stacked body in a roll shape. A method of manufacturing an IC chip, wherein the body is cut along a direction in which a roll of the laminate appears in a cross section. 請求項11乃至請求項15いずれか一において、前記第1及び第2の樹脂膜は同じ材料でなることを特徴とするICチップの作製方法。 Any one to Oite of claims 11 to 15, wherein the first and second resin films IC chip manufacturing method of which is characterized by comprising the same material. 樹脂膜と帯状又は線状の導電膜を少なくとも1層ずつ重ねたものがロール状に巻かれていることを特徴とするアンテナ。   An antenna, wherein a resin film and a belt-shaped or linear conductive film stacked at least one layer are wound in a roll shape. 樹脂膜と帯状又は線状の導電膜を少なくとも1層ずつ重ねたものがロール状に巻かれ、前記導電膜の接続部をのぞいて、表面が前記樹脂膜に覆われていることを特徴とするアンテナ。   A laminate of at least one layer of a resin film and a belt-like or linear conductive film is wound in a roll shape, and the surface is covered with the resin film except for a connection portion of the conductive film. antenna. 樹脂膜と導電膜を少なくとも1層ずつ重ねてロール状に巻いたものを、断面にロールが現れる方向にそって切断して形成したものであることを特徴とするアンテナ。   An antenna, comprising: a resin film and a conductive film that are overlapped at least one layer and wound in a roll shape, cut along a direction in which the roll appears in a cross section. 樹脂膜と導電膜を少なくとも1層ずつ重ねてロール状に巻いたものを、断面にロールが現れる方向にそって切断して形成したもので、前記導電膜の接続部をのぞいて、表面が前記樹脂膜に覆われていることを特徴とするアンテナ。   A resin film and a conductive film that are overlapped at least one layer and wound in a roll shape, cut along the direction in which the roll appears in the cross section, except for the connection part of the conductive film, the surface is the above An antenna that is covered with a resin film. 請求項17乃至20のいずれか一に記載のアンテナが接続されていることを特徴とするICチップ。 21. An IC chip to which the antenna according to any one of claims 17 to 20 is connected. 請求項21において、前記ICチップは前記アンテナと共に、その外側をフィルムで封止されていることを特徴とするICチップ。 Oite to claim 21, wherein the IC chip with pre SL antenna, an IC chip, characterized in that are sealed to the outside with a film. 樹脂膜と導電膜を少なくとも1層ずつ重ねてロール状にし、前記樹脂膜を軟化させて、前記樹脂膜と前記導電膜をロール状に固定し、断面に前記導電膜のロールが現れる方向にそって、前記積層体を切断することを特徴とするアンテナの作製方法。   At least one layer of the resin film and the conductive film is overlapped to form a roll, the resin film is softened, the resin film and the conductive film are fixed in a roll, and the roll of the conductive film appears in a cross-section in a direction where the roll appears. The method for manufacturing an antenna is characterized in that the laminate is cut. 請求項23において、前記導電膜はシート状であることを特徴とするアンテナの作製方法。   24. The method for manufacturing an antenna according to claim 23, wherein the conductive film has a sheet shape. 樹脂膜と導電膜を少なくとも1層ずつ重ねた積層体を巻いてロール状にし、前記導電膜は、対向して配置された一対の帯状又は線状の第1のパターンの間に、帯状又は線状の第2のパターンが複数平行に配置されたものが一体になったものであり、前記積層体を巻いた後、前記樹脂膜を軟化させて、前記積層体をロール状に固定し、断面に前記積層体のロールが現れる方向にそって、前記導電体の第2のパターンの部分を避けて、前記積層体を切断することを特徴とするアンテナの作製方法。   A laminated body in which at least one layer of a resin film and a conductive film are stacked is wound into a roll shape, and the conductive film is formed between a pair of strip-shaped or linear first patterns arranged opposite to each other. A plurality of parallel second patterns arranged in parallel are integrated, and after winding the laminate, the resin film is softened and the laminate is fixed in a roll shape. A method for manufacturing an antenna, comprising: cutting the laminated body along a direction in which the roll of the laminated body appears, avoiding a portion of the second pattern of the conductor.
JP2005322333A 2004-11-09 2005-11-07 IC chip and IC chip manufacturing method Expired - Fee Related JP4799130B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005322333A JP4799130B2 (en) 2004-11-09 2005-11-07 IC chip and IC chip manufacturing method

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2004324948 2004-11-09
JP2004324948 2004-11-09
JP2005322333A JP4799130B2 (en) 2004-11-09 2005-11-07 IC chip and IC chip manufacturing method

Publications (3)

Publication Number Publication Date
JP2006164249A JP2006164249A (en) 2006-06-22
JP2006164249A5 true JP2006164249A5 (en) 2008-12-18
JP4799130B2 JP4799130B2 (en) 2011-10-26

Family

ID=36666140

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005322333A Expired - Fee Related JP4799130B2 (en) 2004-11-09 2005-11-07 IC chip and IC chip manufacturing method

Country Status (1)

Country Link
JP (1) JP4799130B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2038818B1 (en) 2006-06-26 2014-10-15 Semiconductor Energy Laboratory Co., Ltd. Paper including semiconductor device and manufacturing method thereof
JP5094232B2 (en) * 2006-06-26 2012-12-12 株式会社半導体エネルギー研究所 Paper containing semiconductor device and method for manufacturing the same
JP5256935B2 (en) 2008-08-26 2013-08-07 富士通株式会社 ID tag manufacturing method

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0574624A (en) * 1991-09-13 1993-03-26 Matsushita Electric Ind Co Ltd Coil

Similar Documents

Publication Publication Date Title
US9485860B2 (en) Multilayer board
JP4290620B2 (en) RFID tag, RFID tag antenna, RFID tag antenna sheet, and RFID tag manufacturing method
JP6004108B2 (en) Electronic components
US9167685B2 (en) Circuit board
RU2010143478A (en) METHOD FOR PRODUCING MULTILAYER PRINTED BOARD
JP6065119B2 (en) Multilayer board
JP2016500864A (en) Method for manufacturing a contactless smart card having a transparent logo
WO2008096540A1 (en) Laminated body, circuit board including laminated body, semiconductor package and method for manufacturing laminated body
US9070739B2 (en) Packaging or mounting a component
CN210112367U (en) Chip on film substrate, circuit board and display device
US20150014849A1 (en) Coreless package structure and method for manufacturing same
JP2006164249A5 (en)
WO2010076335A9 (en) Multilayer film element
CN208589315U (en) Laminated coil
JP2012514782A5 (en)
CN107006120A (en) Distribution printed article and its manufacture method
TW200730041A (en) Circuit board with embeded passive component and fabricating process thereof
JP2007005782A5 (en)
US8624390B2 (en) Packaging an electronic device
JP7227687B2 (en) Wiring board, structure provided with the wiring board, and wiring board mounting method
TWI230029B (en) Process for massively producing tape type flexible printed circuits
ATE535888T1 (en) SPATIAL STRUCTURE WITH A TRANSPONDER AND METHOD FOR PRODUCING THE SAME
JP5344036B2 (en) Circuit board and manufacturing method thereof
JP5862482B2 (en) Flat cable manufacturing method
JP2020102253A5 (en)