JP2005141533A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2005141533A5 JP2005141533A5 JP2003377973A JP2003377973A JP2005141533A5 JP 2005141533 A5 JP2005141533 A5 JP 2005141533A5 JP 2003377973 A JP2003377973 A JP 2003377973A JP 2003377973 A JP2003377973 A JP 2003377973A JP 2005141533 A5 JP2005141533 A5 JP 2005141533A5
- Authority
- JP
- Japan
- Prior art keywords
- data
- partial
- arithmetic unit
- unit
- pipeline
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003111 delayed effect Effects 0.000 claims 8
- 230000001934 delay Effects 0.000 claims 2
- 238000013507 mapping Methods 0.000 claims 2
- 238000000034 method Methods 0.000 claims 2
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003377973A JP4411939B2 (ja) | 2003-11-07 | 2003-11-07 | 演算装置および画像処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003377973A JP4411939B2 (ja) | 2003-11-07 | 2003-11-07 | 演算装置および画像処理装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2005141533A JP2005141533A (ja) | 2005-06-02 |
| JP2005141533A5 true JP2005141533A5 (https=) | 2006-12-07 |
| JP4411939B2 JP4411939B2 (ja) | 2010-02-10 |
Family
ID=34688515
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003377973A Expired - Fee Related JP4411939B2 (ja) | 2003-11-07 | 2003-11-07 | 演算装置および画像処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4411939B2 (https=) |
-
2003
- 2003-11-07 JP JP2003377973A patent/JP4411939B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107704916B (zh) | 一种基于fpga实现rnn神经网络的硬件加速器及方法 | |
| US8443170B2 (en) | Apparatus and method for performing SIMD multiply-accumulate operations | |
| CN111580864B (zh) | 一种向量运算装置及运算方法 | |
| KR20190107766A (ko) | 계산 장치 및 방법 | |
| JP2009026308A (ja) | 高速かつ効率的な行列乗算ハードウェアモジュール | |
| JPH0773149A (ja) | データ処理システムとその方法 | |
| US8356160B2 (en) | Pipelined multiple operand minimum and maximum function | |
| CN109144469B (zh) | 流水线结构神经网络矩阵运算架构及方法 | |
| JPS6125188B2 (https=) | ||
| JP2011034566A (ja) | マルチｍａｃアーキテクチャにおける低電力ｆｉｒフィルタ | |
| CN116888591A (zh) | 一种矩阵乘法器、矩阵计算方法及相关设备 | |
| CN113031911B (zh) | 乘法器、数据处理方法、装置及芯片 | |
| CN113031915B (zh) | 乘法器、数据处理方法、装置及芯片 | |
| JP2005141533A5 (https=) | ||
| CN101923459A (zh) | 一种用于数字信号处理的可重构乘加算数运算单元 | |
| CN102117264B (zh) | 基于fpga的快速沃尔什变换的实现方法 | |
| KR100513160B1 (ko) | 감소된 면적을 갖는 캐리 예측 가산기 | |
| JP7797522B2 (ja) | 行列乗算演算のための行列の近似のためのデータ圧縮器 | |
| JP2002269067A (ja) | 行列演算装置 | |
| US20070260660A1 (en) | Efficient mapping of FFT to a reconfigurable parallel and pipeline data flow machine | |
| US7412473B2 (en) | Arithmetic circuitry for averaging and methods thereof | |
| EP1936492A1 (en) | SIMD processor with reduction unit | |
| WO2008077803A1 (en) | Simd processor with reduction unit | |
| US20100191787A1 (en) | Sequential Multiplier | |
| RU2827680C1 (ru) | Конвейерный умножитель |