JP2005073061A - Gain control method, gain control circuit, radio transmitter, radio receiver, and radio measurement equipment - Google Patents

Gain control method, gain control circuit, radio transmitter, radio receiver, and radio measurement equipment Download PDF

Info

Publication number
JP2005073061A
JP2005073061A JP2003301767A JP2003301767A JP2005073061A JP 2005073061 A JP2005073061 A JP 2005073061A JP 2003301767 A JP2003301767 A JP 2003301767A JP 2003301767 A JP2003301767 A JP 2003301767A JP 2005073061 A JP2005073061 A JP 2005073061A
Authority
JP
Japan
Prior art keywords
input signal
gain control
amount
phase change
control circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003301767A
Other languages
Japanese (ja)
Inventor
健治 ▲高▼橋
Kenji Takahashi
Takaaki Koike
貴章 小池
Fumio Ito
文男 伊藤
Takashi Izumi
貴志 泉
Takashi Enoki
貴志 榎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2003301767A priority Critical patent/JP2005073061A/en
Publication of JP2005073061A publication Critical patent/JP2005073061A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Attenuators (AREA)
  • Control Of Amplification And Gain Control (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a gain control circuit and a gain control method using the same, etc. with a simple circuit configuration, having a smooth phase variation produced in an input signal when adjusting the gain, and a small phase variation amount thereof. <P>SOLUTION: A controller 116 obtains and retains respective characteristics of an ATT 112a through an ATT 112m in regard to the phase variation amount against an input signal attenuation amount; and calculates the combination of the input signal attenuation amount of the ATT 112a through the ATT 112m, which makes the least phase variation amount generated in the input signal when adjusting the gain of the gain control circuit 100, using an arithmetic circuit based on the characteristics. The controller 116 then inputs a set signal 115a through a set signal 115m to the ATT 112a to the ATT 112m, respectively, according to the combination of the calculated input signal attenuation amount. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明は、利得制御方法、利得制御回路、並びにこの回路を用いた無線送信装置、無線受信装置及び無線計測装置に関する。   The present invention relates to a gain control method, a gain control circuit, and a radio transmission apparatus, radio reception apparatus, and radio measurement apparatus using the circuit.

従来、自動利得制御回路の入出力間の利得及び位相を一定に保つ自動利得制御回路が知られている(例えば、特許文献1参照)。   Conventionally, an automatic gain control circuit that keeps the gain and phase between the input and output of the automatic gain control circuit constant is known (see, for example, Patent Document 1).

図5は、特許文献1に記載の利得制御回路の構成を示すブロック図である。従来の利得制御回路は、入力端子51からの入力信号10をレベル調整器53へ出力すると伴にディレイライン59へも分配して出力する方向性結合器52aと、制御回路56からの制御信号60に応じて入力信号を所望のレベルまで増幅して出力する増幅器54と、この増幅器54により増幅された信号を出力端子57への出力信号70と合成器61への信号とに分配する方向性結合器52bと、から構成される。この従来の利得制御回路は、増幅器54の増幅出力をその増幅率と同一の減衰率で減衰し、この減衰出力と入力信号とのレベル差が零になるようにレベル調整器53と位相調整器58とを交互に制御することによって信号のレベル及び位相を一定に保つ。
特開平9−64673号公報(第4頁、第1図)
FIG. 5 is a block diagram showing the configuration of the gain control circuit described in Patent Document 1. In FIG. The conventional gain control circuit includes a directional coupler 52 a that outputs the input signal 10 from the input terminal 51 to the level adjuster 53 and distributes it to the delay line 59, and a control signal 60 from the control circuit 56. And a directional coupling that distributes the signal amplified by the amplifier 54 to the output signal 70 to the output terminal 57 and the signal to the synthesizer 61. 52b. This conventional gain control circuit attenuates the amplified output of the amplifier 54 with the same attenuation factor as the amplification factor, and the level adjuster 53 and the phase adjuster so that the level difference between the attenuated output and the input signal becomes zero. The level and phase of the signal are kept constant by alternately controlling the signal 58 and the signal 58.
Japanese Patent Laid-Open No. 9-64673 (page 4, FIG. 1)

しかしながら、特許文献1に記載の利得制御回路では、部品点数が多く、回路構成が複雑になるという問題がある。   However, the gain control circuit described in Patent Document 1 has a problem that the number of parts is large and the circuit configuration becomes complicated.

本発明はかかる点に鑑みてなされたものであり、回路構成が簡素で、利得を変化させたときに、入力信号に生じる位相変化が滑らで、かつ、その位相変化量が小さい利得制御回路及びこの回路を用いる利得制御方法等を提供することを目的とする。   The present invention has been made in view of the above points, and has a simple circuit configuration, a phase change that occurs in an input signal when a gain is changed, and a gain control circuit having a small amount of phase change. An object of the present invention is to provide a gain control method using this circuit.

本発明に係る利得制御方法は、入力信号の減衰量に対する位相変化量について、直列接続された複数のディジタル制御アッテネータそれぞれの特性を取得する取得ステップと、取得された前記特性に応じて入力信号の減衰量に対する位相変化量が平坦な範囲で前記ディジタル制御アッテネータそれぞれの入力信号の減衰量を設定する設定ステップと、前記ディジタル制御アッテネータが設定された減衰量で前記入力信号を減衰させる減衰ステップと、を具備するようにした。   The gain control method according to the present invention includes an acquisition step of acquiring characteristics of each of a plurality of digitally controlled attenuators connected in series with respect to a phase change amount with respect to an attenuation amount of an input signal, and an input signal according to the acquired characteristics. A setting step for setting the attenuation amount of each input signal of the digital control attenuator in a range where the phase change amount with respect to the attenuation amount is flat; an attenuation step for attenuating the input signal by the attenuation amount set by the digital control attenuator; It was made to comprise.

この方法によれば、複数のディジタル制御アッテネータそれぞれの特性に応じて各ディジタル制御アッテネータの入力信号の減衰量が設定されるため、直列に接続された複数のディジタル制御アッテネータ全体において、入力信号の減衰量に対する位相変化量を滑らかに推移させることができると伴に、入力信号に生じる位相変化量を小さくすることができる。   According to this method, the attenuation amount of the input signal of each digital control attenuator is set according to the characteristics of each of the plurality of digital control attenuators. Therefore, the attenuation of the input signal in the entire plurality of digital control attenuators connected in series. The phase change amount with respect to the amount can be smoothly changed, and the phase change amount generated in the input signal can be reduced.

この発明に係る位相制御方法によれば、前記発明において、前記設定ステップでは、取得された前記特性に応じて直列接続された複数の前記ディジタル制御アッテネータ全体における前記入力信号の位相変化量が最低となる前記ディジタル制御アッテネータそれぞれの入力信号の減衰量の組み合わせを算出し、算出された前記組み合わせに従って前記ディジタル制御アッテネータそれぞれの入力信号の減衰量を設定する、ようにした。   According to the phase control method of the present invention, in the above invention, in the setting step, the phase change amount of the input signal in all of the plurality of digital control attenuators connected in series according to the acquired characteristics is the minimum. A combination of attenuation amounts of the input signals of the digital control attenuators is calculated, and an attenuation amount of the input signals of the digital control attenuators is set according to the calculated combination.

この方法によれば、前記発明による効果に加えて、直列に接続される複数のディジタル制御アッテネータ全体における入力信号の位相変化量が最低となるように各ディジタル制御アッテネータの入力信号の減衰量が設定されるため、複数のディジタル制御アッテネータで減衰された入力信号が出力されるに当たりエラーとなる危険性を低下させることができる。   According to this method, in addition to the effects of the present invention, the attenuation amount of the input signal of each digital control attenuator is set so that the amount of phase change of the input signal in the entire plurality of digital control attenuators connected in series is minimized. Therefore, it is possible to reduce the risk of an error when an input signal attenuated by a plurality of digital control attenuators is output.

本発明に係る利得制御回路は、入力信号を設定された減衰量で減衰させる直列接続された複数のディジタル制御アッテネータと、前記入力信号の減衰量に対する位相変化量についての前記ディジタル制御アッテネータそれぞれの特性に応じて、前記入力信号の減衰量に対する位相変化量が平坦な範囲で前記ディジタル制御アッテネータそれぞれの入力信号の減衰量を設定する制御手段と、を具備する構成を採る。   A gain control circuit according to the present invention includes a plurality of serially connected digital control attenuators for attenuating an input signal by a set attenuation amount, and characteristics of the digital control attenuator with respect to a phase change amount with respect to the attenuation amount of the input signal. And a control means for setting the attenuation amount of each input signal of the digital control attenuator in a range where the phase change amount with respect to the attenuation amount of the input signal is flat.

この構成によれば、複数のディジタル制御アッテネータそれぞれの特性に応じて各ディジタル制御アッテネータの入力信号の減衰量が設定されるため、直列に接続された複数のディジタル制御アッテネータ全体において、入力信号の減衰量に対する位相変化量を滑らかに推移させることができると伴に、入力信号に生じる位相変化量を小さくすることができる。また、この構成によれば、ディジタル制御アッテネータを直列に接続するだけでよいため、利得制御回路の構成を簡素化することができる。   According to this configuration, since the attenuation amount of the input signal of each digital control attenuator is set according to the characteristics of each of the plurality of digital control attenuators, the attenuation of the input signal in the entire plurality of digital control attenuators connected in series. The phase change amount with respect to the amount can be smoothly changed, and the phase change amount generated in the input signal can be reduced. Further, according to this configuration, it is only necessary to connect the digital control attenuators in series, so that the configuration of the gain control circuit can be simplified.

本発明に係る利得制御回路は、前記発明において、前記ディジタル制御アッテネータによって減衰された入力信号を増幅する増幅器を具備する構成を採る。   The gain control circuit according to the present invention employs a configuration including an amplifier that amplifies the input signal attenuated by the digital control attenuator in the invention.

この構成によれば、前記発明による効果に加えて、ディジタル制御アッテネータによって減衰された入力信号を増幅器によって増幅するため、利得制御回路のダイナミックレンジを改善することができる。   According to this configuration, in addition to the effect of the present invention, the input signal attenuated by the digital control attenuator is amplified by the amplifier, so that the dynamic range of the gain control circuit can be improved.

本発明に係る無線送信装置は、請求項3記載の利得制御回路を具備する構成を採る。   A radio transmission apparatus according to the present invention employs a configuration including the gain control circuit according to claim 3.

この構成によれば、前記発明に係る利得制御回路を具備するため、回路構成が簡素となって製造コストを引き下げることができると伴に、利得を調節したときに入力信号に生じる位相変化量を小さくすることができる。   According to this configuration, since the gain control circuit according to the invention is provided, the circuit configuration can be simplified and the manufacturing cost can be reduced, and the amount of phase change generated in the input signal when the gain is adjusted can be reduced. Can be small.

本発明に係る無線受信装置は、請求項3記載の利得制御回路を具備する構成を採る。   A radio receiving apparatus according to the present invention employs a configuration including the gain control circuit according to claim 3.

この構成によれば、前記発明に係る利得制御回路を具備するため、回路構成が簡素となって製造コストを引き下げることができると伴に、利得を調節したときに入力信号に生じる位相変化量を小さくすることができる。   According to this configuration, since the gain control circuit according to the invention is provided, the circuit configuration can be simplified and the manufacturing cost can be reduced, and the amount of phase change generated in the input signal when the gain is adjusted can be reduced. Can be small.

本発明に係る無線計測装置は、請求項3記載の利得制御回路を具備する構成を採る。   A radio measurement apparatus according to the present invention employs a configuration including the gain control circuit according to claim 3.

この構成によれば、前記発明に係る利得制御回路を具備するため、回路構成が簡素となって製造コストを引き下げることができると伴に、利得を調節したときに入力信号に生じる位相変化量を小さくすることができる。さらに、この構成によれば、利得を調節しても入力信号に生じる位相変化量が小さいため、アレイアンテナ等に応用することにより、無線信号が送信されてくる方向を正確に測定することができる。   According to this configuration, since the gain control circuit according to the invention is provided, the circuit configuration can be simplified and the manufacturing cost can be reduced, and the amount of phase change generated in the input signal when the gain is adjusted can be reduced. Can be small. Further, according to this configuration, even if the gain is adjusted, the amount of phase change that occurs in the input signal is small, so that the direction in which the radio signal is transmitted can be accurately measured by applying it to an array antenna or the like. .

本発明によれば、複数のディジタル制御アッテネータそれぞれの特性に応じて各ディジタル制御アッテネータの入力信号の減衰量が設定されるため、直列に接続された複数のディジタル制御アッテネータ全体において、入力信号の減衰量に対する位相変化量を滑らかに推移させることができると伴に、入力信号に生じる位相変化量を小さくすることができる。また、本発明によれば、ディジタル制御アッテネータを直列に接続するだけでよいため、利得制御回路の構成を簡素化することができる。   According to the present invention, since the attenuation amount of the input signal of each digital control attenuator is set in accordance with the characteristics of each of the plurality of digital control attenuators, the attenuation of the input signal in the entire plurality of digital control attenuators connected in series. The phase change amount with respect to the amount can be smoothly changed, and the phase change amount generated in the input signal can be reduced. Further, according to the present invention, since it is only necessary to connect the digital control attenuators in series, the configuration of the gain control circuit can be simplified.

本発明の骨子は、複数のディジタル制御アッテネータを直列に接続した利得制御回路において、入力信号の減衰量に対する位相変化量についてのディジタル制御アッテネータそれぞれの特性を取得し、取得された前記特性に応じて入力信号の減衰量に対する位相変化量が平坦な範囲でディジタル制御アッテネータの減衰量をそれぞれ設定することである。   The essence of the present invention is that, in a gain control circuit in which a plurality of digital control attenuators are connected in series, each characteristic of the digital control attenuator with respect to the phase change amount with respect to the attenuation amount of the input signal is acquired, and according to the acquired characteristic The attenuation amount of the digital control attenuator is set in a range where the phase change amount with respect to the attenuation amount of the input signal is flat.

以下、本発明の一実施の形態に係る利得制御回路について、図面を用いて説明する。   Hereinafter, a gain control circuit according to an embodiment of the present invention will be described with reference to the drawings.

図1は、本実施の形態に係る利得制御回路100の構成を示すブロック図である。利得制御回路100は、複数のディジタル制御アッテネータ(以下、「ATT」という)112、複数の増幅器113及び制御部116を具備する。   FIG. 1 is a block diagram showing a configuration of a gain control circuit 100 according to the present embodiment. The gain control circuit 100 includes a plurality of digital control attenuators (hereinafter referred to as “ATT”) 112, a plurality of amplifiers 113, and a control unit 116.

ATT112は、制御部116から入力されてくる設定信号115に従って、入力端子111から入力されてくる入力信号を設定された減衰量だけ減衰させる。なお、ATT112について、各ATTを区別しない場合には包括的にATT112と表記し、各ATTを区別する場合にはさらに識別符号を付してATT112a、112b、・・・112mと表記する。また、設定信号115にも、必要に応じてATT112aからATT112mそれぞれに対応する識別符号を付して表記する。   The ATT 112 attenuates the input signal input from the input terminal 111 by the set attenuation amount in accordance with the setting signal 115 input from the control unit 116. The ATT 112 is comprehensively expressed as ATT 112 when not distinguishing each ATT, and is further denoted as ATTs 112a, 112b,. Further, the setting signal 115 is also described with an identification code corresponding to each of the ATT 112a to ATT 112m as necessary.

増幅器113は、汎用のトランジスタ等で構成され、ATT112で減衰された入力信号を所定の増幅率で増幅する。増幅器113がATT112の入力信号の流れ方向で後ろに配置されることにより、利得制御回路100のダイナミックレンジが改善される。また、増幅器113についても、各増幅器を区別しない場合には包括的に増幅器113と表記し、各増幅器を区別する場合にはさらに識別符号を付して増幅器113a、113b、・・・113mと表記する。   The amplifier 113 is composed of a general-purpose transistor or the like, and amplifies the input signal attenuated by the ATT 112 with a predetermined amplification factor. Since the amplifier 113 is arranged behind in the flow direction of the input signal of the ATT 112, the dynamic range of the gain control circuit 100 is improved. In addition, the amplifier 113 is comprehensively expressed as an amplifier 113 when the amplifiers are not distinguished from each other, and is further denoted by amplifiers 113a, 113b,. To do.

制御部116は、汎用のメモリ及び演算回路等を具備し、入力信号の減衰量に対する位相変化量についてのATT112aからATT112mそれぞれの特性を取得して保持する。また、制御部116は、利得制御回路100の利得を調節した場合に、入力信号に生じる位相変化量が最も小さくなるATT112aからATT112mそれぞれの入力信号の減衰量の設定値の組み合わせを前記特性に基づいて演算回路によって算出する。そして、制御部116は、算出された前記設定値の組み合わせに従って、ATT112aからATT112mに対してそれぞれ設定信号115aから設定信号115mを入力する。   The control unit 116 includes a general-purpose memory, an arithmetic circuit, and the like, and acquires and holds the characteristics of the ATT 112a to ATT 112m regarding the phase change amount with respect to the attenuation amount of the input signal. Further, the control unit 116, based on the above characteristics, sets the combinations of the attenuation values of the input signals of the ATT 112a to ATT 112m that minimize the amount of phase change that occurs in the input signal when the gain of the gain control circuit 100 is adjusted. Is calculated by an arithmetic circuit. Then, the control unit 116 inputs the setting signal 115a to the setting signal 115m to the ATT 112a to the ATT 112m according to the calculated combination of setting values.

図2に、ATT112における入力信号の減衰量に対する位相変化量の例を示す。図2に示すグラフは、任意のATT112において、減衰量の設定値を0.5dBずつ増加させたときの入力信号の位相変化量を実測したものである。一般に、ATT112では、入力信号の減衰量が大きくなるに従って電気長が長くなる等のため、入力信号の位相が遅れる。しかし、ATT112における入力信号の位相変化量は、常にその減衰量と比例して増加する訳ではなく、例えば図2における入力信号の減衰量31dBから32dBまでの範囲Aのように急激に増加する範囲が存在する。そのため、利得制御回路100の利得を調節するときに、任意のATT112の減衰量を範囲Aを挟んでその前後で設定すると、利得制御回路100における入力信号の減衰量に対する位相変化量の連続性が損なわれることになる。このような入力信号の減衰量に対する位相変化量の連続性の欠如は、利得制御回路100からの出力信号がエラーとなる危険性を増大させる。また、利得制御回路100における利得を頻繁に乃至急激に調節する場合には、入力信号の減衰量に対する位相変化量の連続性が保たれていたとしても、入力信号の位相変化量が大きくなるに従って利得制御回路100からの出力信号がエラーとなる危険性が増大する。そこで、利得制御回路100において、入力信号の減衰量に対する位相変化量の連続性が保たれるように、かつ、入力信号の減衰量が大きくてもその位相変化量は小さくなるように、ATT112aからATT112mそれぞれの特性に応じて、それらの入力信号の減衰量を組み合わせて設定する必要がある。なお、増幅器113における入力信号の増幅量に対する位相変化量は、ATT112における入力信号の減衰量に対する位相変化量に比べて十分に平坦であるため、利得制御回路100における利得を調節する際には、ATT112の特性のみを考慮すればよい。   FIG. 2 shows an example of the phase change amount with respect to the attenuation amount of the input signal in the ATT 112. The graph shown in FIG. 2 is obtained by actually measuring the phase change amount of the input signal when the set value of the attenuation amount is increased by 0.5 dB in any ATT 112. In general, in the ATT 112, the phase of the input signal is delayed because the electrical length increases as the attenuation of the input signal increases. However, the phase change amount of the input signal in the ATT 112 does not always increase in proportion to the attenuation amount. For example, the range in which the input signal attenuation amount increases rapidly as in the range A from 31 dB to 32 dB in FIG. Exists. Therefore, when adjusting the gain of the gain control circuit 100, if the attenuation amount of an arbitrary ATT 112 is set before and after the range A, the continuity of the phase change amount with respect to the attenuation amount of the input signal in the gain control circuit 100 is increased. It will be damaged. Such a lack of continuity of the phase change amount with respect to the attenuation amount of the input signal increases a risk that the output signal from the gain control circuit 100 becomes an error. Further, when the gain in the gain control circuit 100 is adjusted frequently or rapidly, even if the continuity of the phase change amount with respect to the attenuation amount of the input signal is maintained, the phase change amount of the input signal increases. The risk that the output signal from the gain control circuit 100 becomes an error increases. Therefore, in the gain control circuit 100, from the ATT 112a, the continuity of the phase change amount with respect to the attenuation amount of the input signal is maintained, and the phase change amount is reduced even if the attenuation amount of the input signal is large. It is necessary to set a combination of attenuation amounts of the input signals in accordance with the characteristics of the ATT 112m. Note that the phase change amount with respect to the amplification amount of the input signal in the amplifier 113 is sufficiently flat compared with the phase change amount with respect to the attenuation amount of the input signal in the ATT 112, and therefore, when adjusting the gain in the gain control circuit 100, Only the characteristics of the ATT 112 need be considered.

ここで、利得制御回路100に具備される複数のATT112の全てが、入力信号の減衰量に対する位相変化量について、図2に示す特性を備えるとする。利得制御回路100において、入力信号の減衰量に対する位相変化量が連続性を備え、かつ、入力信号の減衰量が大きくてもその位相変化量が小さくなるようにするには、ATT112それぞれの入力信号の減衰量をその減衰量に対する位相変化量が平坦な範囲即ち図2に示す減衰量0dBから31dBまでの範囲Bで設定する必要がある。直列に接続される複数のATT112の入力信号の減衰量が全て範囲B内で設定されれば、利得制御回路100の利得が動的に調節されるときでも、入力信号の位相変化量を滑らかに推移させることができる。   Here, it is assumed that all of the plurality of ATTs 112 included in the gain control circuit 100 have the characteristics shown in FIG. 2 with respect to the phase change amount with respect to the attenuation amount of the input signal. In the gain control circuit 100, in order that the phase change amount with respect to the attenuation amount of the input signal has continuity and the phase change amount becomes small even when the input signal attenuation amount is large, each input signal of the ATT 112 Must be set in a range where the amount of phase change with respect to the attenuation is flat, that is, in a range B from 0 dB to 31 dB shown in FIG. If the attenuation amounts of the input signals of the plurality of ATTs 112 connected in series are all set within the range B, the phase change amount of the input signal can be smoothed even when the gain of the gain control circuit 100 is dynamically adjusted. It can be changed.

また、図2に示すように任意のATT112では、入力信号の減衰量に対する位相変化量が平坦な範囲B内においても、入力信号に生じる位相変化量が比較的大きい範囲C(減衰量16dBから17dBまでの範囲)が存在する。直列に接続された複数のATT112について、その幾つかが範囲C内で入力信号の減衰量を設定されると、入力信号に比較的大きな位相変化量が重畳される結果、利得制御回路100における入力信号の減衰量に対する位相変化量の連続性が損なわれる危険性が高くなる。そこで、ATT112aからATT112mそれぞれの入力信号の減衰量を、範囲B内で、かつ、範囲Cが重ならないように組み合わせて設定することが望ましい。さらには、直列に接続されたATT112aからATT112m全体での入力信号の位相変化量が最低となるように、ATT112aからATT112mそれぞれの入力信号の減衰量を適宜組み合わせて設定することが好適である。利得制御回路100においては、入力信号に生じる位相変化量が小さいほど、入力信号の減衰量をより動的に調節することができるからである。   As shown in FIG. 2, in an arbitrary ATT 112, even in a range B where the phase change amount relative to the attenuation amount of the input signal is flat, a range C (attenuation amount of 16 dB to 17 dB) where the phase change amount generated in the input signal is relatively large. Range). When some of the plurality of ATTs 112 connected in series are set with the attenuation amount of the input signal within the range C, a relatively large amount of phase change is superimposed on the input signal. As a result, the input in the gain control circuit 100 There is a high risk that the continuity of the phase change amount with respect to the signal attenuation amount is impaired. Therefore, it is desirable to set the attenuation amount of each input signal of ATT 112a to ATT 112m within a range B so that the ranges C do not overlap. Furthermore, it is preferable to appropriately combine the attenuation amounts of the input signals of ATT 112a to ATT 112m so that the amount of phase change of the input signal in the entire ATT 112a to ATT 112m connected in series is minimized. This is because in the gain control circuit 100, the amount of attenuation of the input signal can be adjusted more dynamically as the amount of phase change that occurs in the input signal is smaller.

ATT112aからATT112mそれぞれに設定される入力信号の減衰量の好ましい組み合わせは、入力信号の減衰量に対する位相変化量についてのATT112aからATT112mそれぞれの特性に基づいて、制御部116での演算によって算出される。この演算に使用されるATT112aからATT112mそれぞれの前記特性は、制御部116がATT112aからATT112mそれぞれを実測して取得してもよいし、ATT112aからATT112mそれぞれが予め前記特性を保持しておき制御部116からの問い合わせに応じて制御部116に提供するようにしてもよい。   A preferable combination of the attenuation amounts of the input signals set in each of the ATTs 112a to 112m is calculated by calculation in the control unit 116 based on the respective characteristics of the phase changes with respect to the attenuation amount of the input signals. The characteristics of each of ATT 112a to ATT 112m used for this calculation may be acquired by actual measurement of each of ATT 112a to ATT 112m, or each of ATT 112a to ATT 112m may hold the characteristics in advance and control unit 116. It may be provided to the control unit 116 in response to an inquiry from.

このように本実施の形態に係る利得制御回路100によれば、ATT112aからATT112mそれぞれの入力信号の減衰量を、その減衰量に対する位相変化量が平坦な範囲B内で、かつ、入力信号に生じる位相変化量が比較的大きい範囲Cが重ならないように設定するため、利得を調節する際の入力信号の位相変化量を低減することができる。   As described above, according to the gain control circuit 100 according to the present embodiment, the attenuation amounts of the input signals of the ATT 112a to the ATT 112m are generated in the input signal within the range B in which the phase change amount with respect to the attenuation amount is flat. Since the range C in which the phase change amount is relatively large is set so as not to overlap, the phase change amount of the input signal when adjusting the gain can be reduced.

なお、本発明における「入力信号の減衰量に対する位相変化量が平坦な範囲」とは、図2に示す範囲Aを除く範囲であって、具体的には入力信号が1dB減衰したときのその位相変化量が2度未満の範囲を指す。また、図2の範囲Cで示す「入力信号に生じる位相変化量が比較的大きい範囲」とは、具体的には入力信号が1dB減衰したときのその位相変化量が1度以上2度未満の範囲を指す。   In the present invention, the “range in which the phase change amount relative to the attenuation amount of the input signal is flat” is a range excluding the range A shown in FIG. 2, specifically, the phase when the input signal is attenuated by 1 dB. The range of change is less than 2 degrees. Further, the “range where the phase change amount generated in the input signal is relatively large” shown by the range C in FIG. 2 is specifically that the phase change amount when the input signal is attenuated by 1 dB is 1 degree or more and less than 2 degrees. Refers to a range.

なお、本発明に係る無線送信装置、無線受信装置及び無線計測装置は、本発明に係る利得制御回路を公知の手段でこれら装置に組み込むことにより、形成することができる。   The wireless transmission device, the wireless reception device, and the wireless measurement device according to the present invention can be formed by incorporating the gain control circuit according to the present invention into these devices by a known means.

次に、本発明のより具体的な実施の形態について、実施例により説明する。   Next, more specific embodiments of the present invention will be described with reference to examples.

図3に、本発明における実施例に係る利得制御回路100の構成を示す。図3に示す利得制御回路100は、図1に示す利得制御回路100において、ATT112及び増幅器113が3組直列に接続されたものである。また、本実施例に係る利得制御回路100では、ATT112a、112b、112cそれぞれにおける入力信号の減衰量に対する位相変化量が図2に示すグラフのようになる。さらに、本実施例に係る利得制御回路100では、設定信号115として5ビットのパラレル信号が使用され、入力信号の減衰量は1dB刻みで設定される。   FIG. 3 shows a configuration of the gain control circuit 100 according to the embodiment of the present invention. A gain control circuit 100 shown in FIG. 3 is obtained by connecting three sets of ATTs 112 and amplifiers 113 in series to the gain control circuit 100 shown in FIG. In the gain control circuit 100 according to the present embodiment, the phase change amount with respect to the attenuation amount of the input signal in each of the ATTs 112a, 112b, and 112c is as shown in the graph of FIG. Furthermore, in the gain control circuit 100 according to the present embodiment, a 5-bit parallel signal is used as the setting signal 115, and the attenuation amount of the input signal is set in increments of 1 dB.

表1及び表2に、ATT112a、112b、112cそれぞれの入力信号の減衰量の設定値及びそれらの組み合わせの例を示す。   Tables 1 and 2 show examples of set values of attenuation amounts of input signals of the ATTs 112a, 112b, and 112c and combinations thereof.

Figure 2005073061
Figure 2005073061

Figure 2005073061
Figure 2005073061

表1は、ATT112a、112b、112cそれぞれの入力信号の減衰量を横並びで順に増加させて設定する場合におけるその設定値の組み合わせの例である。一方で、表2は、ATT112a、112b、112cそれぞれの入力信号の減衰量を、図2に示す範囲Cの下限16dBに達する直前の15dBまでは横並びで順に増加させて設定し、範囲C以上ではATT112aのみを図2に示す範囲Bの上限31dBまで増加させて設定した後に、ATT112bの入力信号の減衰量を増加させて設定する場合におけるその設定値の組み合わせの例である。   Table 1 shows an example of combinations of set values when the attenuation amounts of the input signals of the ATTs 112a, 112b, and 112c are set by increasing side by side in order. On the other hand, Table 2 sets the attenuation amount of each input signal of ATTs 112a, 112b, and 112c by increasing side by side up to 15 dB immediately before reaching the lower limit 16 dB of the range C shown in FIG. This is an example of a combination of setting values when only the ATT 112a is set to increase the upper limit of 31 dB in the range B shown in FIG. 2 and then set by increasing the attenuation of the input signal of the ATT 112b.

図4に、表1に従った場合の利得制御回路100における入力信号の減衰量総和に対する位相変化量と、表2に従った場合の利得制御回路100における入力信号の減衰量総和に対する位相変化量と、を併記する。図4より明らかなように、表1に従った場合と表2に従った場合とでは、入力信号の減衰量総和が47dBから49dBの範囲において入力信号に生じる位相変化量の差が大きくなり、入力信号の減衰量総和が65dBになってもその差は維持されることが判る。   FIG. 4 shows a phase change amount with respect to the total attenuation amount of the input signal in the gain control circuit 100 according to Table 1, and a phase change amount with respect to the total attenuation amount of the input signal in the gain control circuit 100 according to Table 2. And together. As is clear from FIG. 4, the difference in the phase change amount generated in the input signal is large when the total attenuation amount of the input signal is in the range of 47 dB to 49 dB between the case according to Table 1 and the case according to Table 2. It can be seen that the difference is maintained even when the total attenuation of the input signal reaches 65 dB.

このように表2に示す設定値の組み合わせに従えば、直列に接続されたATT112a、112b、112c全体において、入力信号に生じる位相変化量が比較的大きい範囲Cが重畳して設定されることを回避でき、その結果利得制御回路100における入力信号の減衰量総和に対する位相変化量を滑らかに推移させることができると伴に、入力信号に生じる位相変化量を小さくすることができる。   As described above, according to the combination of setting values shown in Table 2, the range C in which the phase change amount generated in the input signal is relatively large is set to be superimposed on the entire ATTs 112a, 112b, and 112c connected in series. As a result, the phase change amount with respect to the sum total of the attenuation amount of the input signal in the gain control circuit 100 can be smoothly shifted, and the phase change amount generated in the input signal can be reduced.

本発明に係る利得制御方法及び利得制御回路は、簡素な回路構成によって入力信号の減衰量に対する位相変化量を滑らかに推移させることができ、かつ、入力信号に生じる位相変化量を小さくすることができるという効果を有し、無線送信装置、無線受信装置及び無線計測装置等として有用である。   The gain control method and the gain control circuit according to the present invention can smoothly shift the phase change amount relative to the attenuation amount of the input signal with a simple circuit configuration, and can reduce the phase change amount generated in the input signal. It is advantageous in that it can be used, and is useful as a wireless transmission device, a wireless reception device, a wireless measurement device, and the like.

本発明に係る一実施の形態における利得制御回路の構成を示すブロック図The block diagram which shows the structure of the gain control circuit in one embodiment which concerns on this invention 本発明の一実施の形態におけるディジタル制御アッテネータ単体の特性を示す図The figure which shows the characteristic of the digital control attenuator single-piece | unit in one embodiment of this invention 本発明に係る実施例における利得制御回路の構成を示すブロック図The block diagram which shows the structure of the gain control circuit in the Example which concerns on this invention 本発明に係る実施例における入力信号の減衰量に対する位相変化量を示す図The figure which shows the phase change amount with respect to the attenuation amount of the input signal in the Example which concerns on this invention. 従来の利得制御回路の構成を示すブロック図Block diagram showing the configuration of a conventional gain control circuit

符号の説明Explanation of symbols

100 利得制御回路
111 入力端子
112 ディジタル制御アッテネータ
113 増幅器
114 出力端子
115 設定信号
116 制御部
DESCRIPTION OF SYMBOLS 100 Gain control circuit 111 Input terminal 112 Digital control attenuator 113 Amplifier 114 Output terminal 115 Setting signal 116 Control part

Claims (7)

入力信号の減衰量に対する位相変化量について、直列接続された複数のディジタル制御アッテネータそれぞれの特性を取得する取得ステップと、
取得された前記特性に応じて入力信号の減衰量に対する位相変化量が平坦な範囲で前記ディジタル制御アッテネータそれぞれの入力信号の減衰量を設定する設定ステップと、
前記ディジタル制御アッテネータが設定された減衰量で前記入力信号を減衰させる減衰ステップと、を具備することを特徴とする利得制御方法。
An acquisition step of acquiring the characteristics of each of a plurality of digitally controlled attenuators connected in series with respect to the phase change amount with respect to the attenuation amount of the input signal;
A setting step for setting the attenuation amount of each input signal of the digital control attenuator in a range where the phase change amount with respect to the attenuation amount of the input signal is flat according to the acquired characteristic;
A gain control method comprising: an attenuation step in which the digital control attenuator attenuates the input signal by a set attenuation amount.
前記設定ステップでは、取得された前記特性に応じて直列接続された複数の前記ディジタル制御アッテネータ全体における前記入力信号の位相変化量が最低となる前記ディジタル制御アッテネータそれぞれの入力信号の減衰量の組み合わせを算出し、算出された前記組み合わせに従って前記ディジタル制御アッテネータそれぞれの入力信号の減衰量を設定する、ことを特徴とする請求項1記載の利得制御方法。   In the setting step, a combination of attenuation amounts of the input signals of the digital control attenuators that minimizes the amount of phase change of the input signals in the plurality of digital control attenuators connected in series according to the acquired characteristics is obtained. The gain control method according to claim 1, further comprising: calculating an attenuation amount of each input signal of the digital control attenuator according to the calculated combination. 入力信号を設定された減衰量で減衰させる直列接続された複数のディジタル制御アッテネータと、
前記入力信号の減衰量に対する位相変化量についての前記ディジタル制御アッテネータそれぞれの特性に応じて、前記入力信号の減衰量に対する位相変化量が平坦な範囲で前記ディジタル制御アッテネータそれぞれの入力信号の減衰量を設定する制御手段と、を具備することを特徴とする利得制御回路。
A plurality of digitally controlled attenuators connected in series to attenuate the input signal by a set attenuation,
In accordance with the characteristics of the digital control attenuator with respect to the phase change amount with respect to the attenuation amount of the input signal, the attenuation amount of the input signal of each of the digital control attenuators is set in a range where the phase change amount with respect to the attenuation amount of the input signal is flat. And a control means for setting.
前記ディジタル制御アッテネータによって減衰された前記入力信号を増幅する増幅器を具備することを特徴とする請求項3記載の利得制御回路。   4. The gain control circuit according to claim 3, further comprising an amplifier for amplifying the input signal attenuated by the digital control attenuator. 請求項3記載の利得制御回路を具備することを特徴とする無線送信装置。   A radio transmission apparatus comprising the gain control circuit according to claim 3. 請求項3記載の利得制御回路を具備することを特徴とする無線受信装置。   A radio receiving apparatus comprising the gain control circuit according to claim 3. 請求項3記載の利得制御回路を具備することを特徴とする無線計測装置。   A wireless measuring device comprising the gain control circuit according to claim 3.
JP2003301767A 2003-08-26 2003-08-26 Gain control method, gain control circuit, radio transmitter, radio receiver, and radio measurement equipment Pending JP2005073061A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003301767A JP2005073061A (en) 2003-08-26 2003-08-26 Gain control method, gain control circuit, radio transmitter, radio receiver, and radio measurement equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003301767A JP2005073061A (en) 2003-08-26 2003-08-26 Gain control method, gain control circuit, radio transmitter, radio receiver, and radio measurement equipment

Publications (1)

Publication Number Publication Date
JP2005073061A true JP2005073061A (en) 2005-03-17

Family

ID=34406293

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003301767A Pending JP2005073061A (en) 2003-08-26 2003-08-26 Gain control method, gain control circuit, radio transmitter, radio receiver, and radio measurement equipment

Country Status (1)

Country Link
JP (1) JP2005073061A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013143691A (en) * 2012-01-11 2013-07-22 Anritsu Corp Signal generator and signal generation method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013143691A (en) * 2012-01-11 2013-07-22 Anritsu Corp Signal generator and signal generation method

Similar Documents

Publication Publication Date Title
KR101433845B1 (en) Apparatus and method for digital pre-distortion sharing feedback path in multiple anntena wireless communication system
CN112703670A (en) Method and apparatus for power amplifier control and protection
EP1628394B1 (en) Detection circuit and detection circuit adjustment method
EP1709731B1 (en) Electronic circuit
KR102129063B1 (en) Repeater and method for attenuating a signal
EP2884670B1 (en) Antenna systems of radio microphones
JP4536874B2 (en) Automated adjustment amplifier circuit
JPH11504474A (en) Automatic gain control circuit for communication and telemetry systems
JP2005073061A (en) Gain control method, gain control circuit, radio transmitter, radio receiver, and radio measurement equipment
JP3619162B2 (en) Method for providing a gain control signal to a variable gain power amplifier
JP2001036355A5 (en)
JP4951002B2 (en) Low noise amplifier
WO2017208446A1 (en) Communication system
KR102659973B1 (en) Power amplifier, radio frequency electronic device and method for operating the power amplifier
JP4361398B2 (en) High frequency attenuator and signal generator using the same
JP4658160B2 (en) Signal processing apparatus and signal processing method
JP4542401B2 (en) Radar receiver and radar apparatus
JP5851137B2 (en) Optical receiver
JP2009246422A (en) Transmitter and power control method thereof
US7382184B2 (en) Amplifier system and method
US10644658B2 (en) Apparatus and method for transmitting signal in wireless communication system
JP2002185277A (en) Microwave communication apparatus
KR101596408B1 (en) High-gain amplifier apparatus
JP2737409B2 (en) Transmission line switching circuit
JP2008154144A (en) Gain monitor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060417

A977 Report on retrieval

Effective date: 20081008

Free format text: JAPANESE INTERMEDIATE CODE: A971007

A131 Notification of reasons for refusal

Effective date: 20081014

Free format text: JAPANESE INTERMEDIATE CODE: A131

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090303