JP2003198091A - Circuit board - Google Patents

Circuit board

Info

Publication number
JP2003198091A
JP2003198091A JP2001395254A JP2001395254A JP2003198091A JP 2003198091 A JP2003198091 A JP 2003198091A JP 2001395254 A JP2001395254 A JP 2001395254A JP 2001395254 A JP2001395254 A JP 2001395254A JP 2003198091 A JP2003198091 A JP 2003198091A
Authority
JP
Japan
Prior art keywords
layer
wiring board
insulating layer
conductor
thickness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2001395254A
Other languages
Japanese (ja)
Other versions
JP3823052B2 (en
Inventor
Nobuyuki Naganuma
伸幸 長沼
Katsumi Kosaka
克己 匂坂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ibiden Co Ltd
Original Assignee
Ibiden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibiden Co Ltd filed Critical Ibiden Co Ltd
Priority to JP2001395254A priority Critical patent/JP3823052B2/en
Publication of JP2003198091A publication Critical patent/JP2003198091A/en
Application granted granted Critical
Publication of JP3823052B2 publication Critical patent/JP3823052B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Parts Printed On Printed Circuit Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a circuit board having a capacitor layer not having uneven ness in permittivity by preventing the efficiency from decreasing due to reductions in size and thickness of an insulation sheet. <P>SOLUTION: The circuit board 100 comprises an insulation layer 1 and conductor layers 2, 3 on both surfaces of the layer 1 to constitute the capacitor layer. The layer 1 contains a nonwoven glass fiber in an epoxy resin. Further, the layer 1 is obtained by compressing glass paper 1 having a thickness of 150 μm or more to a thickness of 100 μm or less. The anchoring surfaces of the layers 2, 3 are opposed. Thus, the workability of a manual work in the manufacturing steps and an electrostatic capacity of a large capacitance per unit area as the board 100 are made compatible. Since the layer 1 contains the nonwoven fiber not having stitches, the unevenness of the permittivity is small, and its breakdown voltage is high. <P>COPYRIGHT: (C)2003,JPO

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は,導体層と絶縁層と
を積層してなる配線板に関する。さらに詳細には,導体
層と層間絶縁層とを利用した層間キャパシタ構造を有す
る配線板に関するものである。
TECHNICAL FIELD The present invention relates to a wiring board formed by laminating a conductor layer and an insulating layer. More specifically, the present invention relates to a wiring board having an interlayer capacitor structure using a conductor layer and an interlayer insulating layer.

【0002】[0002]

【従来の技術】近年,積層配線板の薄型軽量化の要請か
ら,積層配線板の各層の厚さは非常に薄いものになって
いる。また,各層の材質もより軽いものが利用されてい
る。また,積層配線板には,絶縁層とその絶縁層を挟ん
だ両側の導体層とにより層間キャパシタ構造(以下,
「キャパシタ層」とする。)を構成している部分を有す
るものがある。このキャパシタ層に関する技術として
は,特許第2738590号がある。そして,このキャ
パシタ層では,より大きな静電容量を得るために,特に
絶縁層を薄くする必要がある。
2. Description of the Related Art In recent years, the thickness of each layer of a laminated wiring board has become extremely thin due to a demand for thinning and weight reduction of the laminated wiring board. Lighter materials are used for each layer. In addition, the laminated wiring board has an inter-layer capacitor structure (hereinafter, referred to as an insulating layer and a conductor layer on both sides sandwiching the insulating layer).
"Capacitor layer". ) Has a part that constitutes. As a technology related to this capacitor layer, there is Japanese Patent No. 2738590. Further, in this capacitor layer, it is necessary to particularly thin the insulating layer in order to obtain a larger capacitance.

【0003】[0003]

【発明が解決しようとする課題】しかしながら,前記し
た従来の配線板には以下のような問題があった。すなわ
ち,キャパシタ層中の絶縁層を形成するプリプレグ等の
厚さが,100μm以下にまで薄くなっている。そのた
め,配線板の製造過程では,その取り扱いが困難な状況
になっている。特に,手持ち等の手作業が困難な状況に
なっている。
However, the above-mentioned conventional wiring board has the following problems. That is, the thickness of the prepreg forming the insulating layer in the capacitor layer is reduced to 100 μm or less. Therefore, it is difficult to handle the wiring board during the manufacturing process. In particular, it is difficult to carry out manual work such as holding by hand.

【0004】また,通常のプリプレグは,図6に示すよ
うに,補強材のガラス布に熱硬化性樹脂を含浸させたも
のである。そのため,至るところに編目を有しており,
ガラスの密度が高い部分と低い部分とが存在する。これ
により,穴あけ時に編目のある部分とない部分とでは加
工性が異なり,結果としてレーザ等による均一な穴あけ
が困難である。また,キャパシタ層全体の誘電率に関し
て部分的にばらつきがある。
Further, a normal prepreg is, as shown in FIG. 6, a glass cloth of a reinforcing material impregnated with a thermosetting resin. Therefore, we have stitches everywhere,
There are a high density portion and a low density portion of the glass. As a result, the workability differs between the part with the stitches and the part without the stitches at the time of drilling, and as a result, it is difficult to uniformly drill with a laser or the like. In addition, there are some variations in the dielectric constant of the entire capacitor layer.

【0005】また,薄型のプリプレグを導体箔のアンカ
ー面で挟み込んだ場合,ガラス布にある編目等の凹凸に
より,絶縁破壊が懸念される。すなわち,アンカー面の
凸部がガラス布の編目の隙間にある場合,他の導体箔に
接近しすぎてしまうことがある。これを防ぐため,キャ
パシタ層の絶縁層として利用される薄型のプリプレグに
ついては,図7に示すように導体箔のフラット面同士で
挟みこむことが必須である。これにより,当該キャパシ
タ層の上に直接にプリプレグおよび導体箔を積層した3
層以上の導体層を有するキャパシタ層とすることは困難
である。導体箔は少なくとも片面がアンカー面であるた
めである。よって,大きな静電容量を得るには複数のキ
ャパシタ層を配線板内部に重ねるか,もしくは複数のキ
ャパシタ層を配線板内部に別個に配置しなければならな
い。このため,積層配線板の薄型軽量化が図れない。
Further, when a thin prepreg is sandwiched between the anchor surfaces of the conductor foil, there is a fear of dielectric breakdown due to irregularities such as stitches in the glass cloth. That is, when the convex portion of the anchor surface is in the gap between the stitches of the glass cloth, it may be too close to another conductor foil. In order to prevent this, it is essential that the thin prepreg used as the insulating layer of the capacitor layer be sandwiched between the flat surfaces of the conductor foil as shown in FIG. As a result, the prepreg and the conductor foil were laminated directly on the capacitor layer.
It is difficult to form a capacitor layer having more than one conductor layer. This is because at least one surface of the conductor foil is the anchor surface. Therefore, in order to obtain a large capacitance, it is necessary to stack a plurality of capacitor layers inside the wiring board or to separately arrange a plurality of capacitor layers inside the wiring board. Therefore, the laminated wiring board cannot be made thin and lightweight.

【0006】本発明は,前記した従来の配線板が有する
問題点を解決するためになされたものである。すなわち
その課題とするところは,絶縁シートの薄型軽量化によ
る作業効率の低下を防ぎ,誘電率にばらつきのないキャ
パシタ層を有する配線板を提供することにある。
The present invention has been made to solve the problems of the above-described conventional wiring board. That is, it is an object of the invention to provide a wiring board having a capacitor layer in which the work efficiency is prevented from decreasing due to the thinning and lightening of the insulating sheet and the dielectric constant does not vary.

【0007】[0007]

【課題を解決するための手段】この課題の解決を目的と
してなされた配線板は,絶縁層と導体層とを積層してな
る配線板であって,絶縁層およびその両側の導体層によ
る層間キャパシタ部分を有し,層間キャパシタ部分の絶
縁層は,樹脂の内部に絶縁性の繊維からなる不織布が包
含されているものである。すなわち,絶縁層には編目の
ない不織布が包含されているため,レーザ等で均一な穴
あけが可能である。また,誘電率のばらつきが少なく耐
電圧が高い。さらには,一般的なプリプレグ等と比較し
て,軽量でありガラス転移点が高い。
A wiring board made for the purpose of solving this problem is a wiring board in which an insulating layer and a conductor layer are laminated, and an interlayer capacitor including an insulating layer and conductor layers on both sides of the insulating layer. The insulating layer of the inter-layer capacitor portion has a non-woven fabric made of insulating fibers inside the resin. That is, since the non-woven fabric is included in the insulating layer, it is possible to make uniform holes with a laser or the like. In addition, there is little variation in dielectric constant and high withstand voltage. Furthermore, it is lighter in weight and has a higher glass transition point than general prepregs.

【0008】また,本発明の他の配線板は,絶縁層と導
体層とを積層してなる配線板であって,絶縁層およびそ
の両側の導体層による層間キャパシタ部分を有し,層間
キャパシタ部分の絶縁層は,150μm以上の厚さの絶
縁フィルムを,プレスにより100μm以下の厚さに圧
縮したものである。これにより,絶縁フィルムの厚さは
150μm以上であるため,製造工程において手作業に
よる作業性がよい。また,絶縁層の厚さは100μm以
下であるため,面積当たり大容量の静電容量を確保でき
る。なお,プレス前の絶縁フィルムは,150μm〜2
20μmの範囲内にある厚さのものが使用され,一般的
には180μm〜220μmの範囲内にある厚さであ
る。また,プレス後の絶縁層は,おおよそ40μm〜1
00μmの範囲内の厚さで使用され,一般的には40μ
m〜50μmの範囲内の厚さである。
Another wiring board of the present invention is a wiring board in which an insulating layer and a conductor layer are laminated, and which has an interlayer capacitor portion formed by the insulating layer and conductor layers on both sides of the insulating layer. The insulating layer is obtained by compressing an insulating film having a thickness of 150 μm or more to a thickness of 100 μm or less by pressing. As a result, since the thickness of the insulating film is 150 μm or more, the workability by hand in the manufacturing process is good. Moreover, since the thickness of the insulating layer is 100 μm or less, a large capacitance per area can be secured. The insulating film before pressing is 150 μm to 2 μm.
Those having a thickness in the range of 20 μm are used, and generally the thickness is in the range of 180 μm to 220 μm. The insulating layer after pressing is approximately 40 μm to 1
Used in thicknesses within the range of 00μm, typically 40μ
The thickness is in the range of m to 50 μm.

【0009】また,層間キャパシタ部分の絶縁層は,厚
さ方向の熱膨張係数と面内方向の熱膨張係数との比が
1.5以内のものであるとよい。これにより,熱膨張に
関する等方性が比較的良く,熱履歴による歪みが少な
い。なお,厚さ方向の熱膨張係数と面内方向の熱膨張係
数とは,どちらが大きい値でもよい。
The insulating layer in the interlayer capacitor portion preferably has a ratio of the coefficient of thermal expansion in the thickness direction to the coefficient of thermal expansion in the in-plane direction within 1.5. As a result, the isotropy with respect to thermal expansion is relatively good, and distortion due to thermal history is small. Either of the coefficient of thermal expansion in the thickness direction and the coefficient of thermal expansion in the in-plane direction may be larger.

【0010】また,層間キャパシタ部分の導体層の少な
くとも一方は,他方の導体層に対しアンカー面で向き合
うこととしてもよい。これにより,導体層の表面の性質
を考慮することなく配線板を製造できる。また,当該構
成部分の上層に絶縁層および導体層を積層した3層以上
の導体層を有する構成部分とすることができる。よっ
て,大容量のキャパシタ層が,安価で薄型軽量に形成す
ることができる。
Further, at least one of the conductor layers of the interlayer capacitor portion may face the other conductor layer on the anchor surface. As a result, a wiring board can be manufactured without considering the surface properties of the conductor layer. Further, it is possible to form a constituent portion having three or more conductor layers in which an insulating layer and a conductor layer are laminated on the upper layer of the constituent portion. Therefore, the large-capacity capacitor layer can be formed inexpensively, thinly and lightly.

【0011】また,表層面から2番目の導体層と,3番
目の導体層と,それらの間の絶縁層とが層間キャパシタ
部分をなすものとしてもよい。これにより,搭載部品と
キャパシタとの間の配線距離が短く,配線のインダクタ
ンスが小さくて済む。
Further, the second conductor layer from the surface layer, the third conductor layer, and the insulating layer between them may form an interlayer capacitor portion. As a result, the wiring distance between the mounted component and the capacitor is short, and the wiring inductance is small.

【0012】[0012]

【発明の実施の形態】以下,本発明を具体化した実施の
形態について,添付図面を参照しつつ詳細に説明する。
BEST MODE FOR CARRYING OUT THE INVENTION Embodiments embodying the present invention will be described in detail below with reference to the accompanying drawings.

【0013】[第一の形態]第一の形態に係る配線板1
00は,図1に示す断面構造を有している。具体的に
は,配線板100は,導体層2,3,7,8,9と絶縁
層1,4,5,6とを有する5層配線板である。この配
線板100は,絶縁層1を挟んだ導体層2,3間におい
て静電容量を持つ。すなわち,導体層2をグラウンド
層,導体層3を電源層として利用することで,導体層
2,絶縁層1および導体層3によりキャパシタ層を構成
している。また,導体層2,3は,アンカー面を絶縁層
1に接着している。なお,図1では導体層2,3のアン
カー面同士を向き合わせているが,これに限定するもの
ではない。フラット面同士を向き合わせてもよい。ま
た,一方のフラット面と他方のアンカー面とを向き合わ
せてもよい。すなわち,導体層の向きは不問である。
[First embodiment] Wiring board 1 according to the first embodiment
00 has the sectional structure shown in FIG. Specifically, wiring board 100 is a five-layer wiring board having conductor layers 2, 3, 7, 8, 9 and insulating layers 1, 4, 5, 6. The wiring board 100 has a capacitance between the conductor layers 2 and 3 with the insulating layer 1 interposed therebetween. That is, the conductor layer 2, the insulating layer 1, and the conductor layer 3 form a capacitor layer by using the conductor layer 2 as a ground layer and the conductor layer 3 as a power supply layer. In addition, the conductor layers 2 and 3 have their anchor surfaces adhered to the insulating layer 1. Although the anchor surfaces of the conductor layers 2 and 3 face each other in FIG. 1, the invention is not limited to this. The flat surfaces may face each other. Also, one flat surface and the other anchor surface may face each other. That is, the orientation of the conductor layer does not matter.

【0014】導体層2,3,7,8,9は,銅箔などの
導体である。また,導体層2,3の厚さは,5μmから
35μmまでの範囲内である。一方,絶縁層1は,エポ
キシ樹脂の内部にガラス不織布を包含した絶縁体であ
る。また,絶縁層1の厚さは,40μmから50μmま
での範囲内である。なお,導体層7,8,9には,適宜
パターニングが施されているものとする。また,絶縁層
4,5,6は,絶縁層1と同様の基材でもよいし,通常
のプリプレグ等の基材でもよい。
The conductor layers 2, 3, 7, 8 and 9 are conductors such as copper foil. The thickness of the conductor layers 2 and 3 is in the range of 5 μm to 35 μm. On the other hand, the insulating layer 1 is an insulator in which a glass non-woven fabric is contained inside the epoxy resin. The thickness of the insulating layer 1 is in the range of 40 μm to 50 μm. It is assumed that the conductor layers 7, 8 and 9 are appropriately patterned. The insulating layers 4, 5 and 6 may be the same base material as the insulating layer 1 or may be a normal base material such as prepreg.

【0015】次に,配線板100中のキャパシタ層の製
造プロセスについて説明する。キャパシタ層は,図2に
示すように,銅箔2,3とガラスペーパ1とを出発材と
する。まず,これら出発材は,銅箔2,ガラスペーパ
1,銅箔3の順に各材料が配置される。さらに,銅箔
2,3については,アンカー面がガラスペーパ1と向き
合うように配置する。ただし,前述のように,このこと
は必須ではない。この銅箔2,3は,図1中の導体層
2,3に該当する。また,ガラスペーパ1は,図1中の
絶縁層1に該当する。
Next, the manufacturing process of the capacitor layer in the wiring board 100 will be described. As shown in FIG. 2, the capacitor layer uses copper foils 2 and 3 and glass paper 1 as starting materials. First, as the starting materials, the respective materials are arranged in the order of the copper foil 2, the glass paper 1, and the copper foil 3. Further, the copper foils 2 and 3 are arranged so that the anchor surface faces the glass paper 1. However, as mentioned above, this is not essential. The copper foils 2 and 3 correspond to the conductor layers 2 and 3 in FIG. The glass paper 1 corresponds to the insulating layer 1 in FIG.

【0016】このガラスペーパ1は,図6に示すような
織布状のガラス布にエポキシ樹脂を含浸させたものでは
なく,ガラス不織布にエポキシ樹脂を含浸させたもので
ある。すなわち,ガラスペーパ1の面上には編目等の凹
凸がなく,ガラスペーパ1は平坦性が良い。このため,
銅箔のアンカー面と接着しても絶縁破壊の心配はない。
さらに,ガラスペーパ1のエポキシ樹脂はスポンジ形状
をしており,微小な気泡を至るところに有している。ま
た,このガラスペーパ1の厚さは,180μmから22
0μmまでの範囲内である。すなわち,これまで使用さ
れているプリプレグ等と比較して数倍の厚みがある。こ
のため,手作業での作業性がよい。具体的には,十分な
厚みを有するため,1枚ずつ持つことが容易である。さ
らに,ガラスペーパ1自体が折れ曲がる等の心配が少な
い。
This glass paper 1 is not a woven glass cloth impregnated with an epoxy resin as shown in FIG. 6, but a glass nonwoven fabric impregnated with an epoxy resin. That is, there are no irregularities such as stitches on the surface of the glass paper 1, and the glass paper 1 has good flatness. For this reason,
There is no risk of dielectric breakdown even if it is bonded to the copper foil anchor surface.
Furthermore, the epoxy resin of the glass paper 1 has a sponge shape, and has minute bubbles everywhere. The thickness of the glass paper 1 is 180 μm to 22 μm.
Within the range of 0 μm. In other words, it is several times thicker than the prepregs used so far. Therefore, manual workability is good. Specifically, since it has a sufficient thickness, it is easy to hold one by one. Furthermore, there is little concern that the glass paper 1 itself will bend.

【0017】また,このガラスペーパ1の比重は,1.
6〜1.7の範囲内である。このため,一般的なプリプ
レグ(比重1.9〜2.0)等と比較して軽量である。
この軽量化は,携帯電話等のモバイル製品には大変重要
である。
The specific gravity of the glass paper 1 is 1.
It is within the range of 6 to 1.7. Therefore, it is lighter in weight than a general prepreg (specific gravity 1.9 to 2.0).
This weight reduction is very important for mobile products such as mobile phones.

【0018】また,このガラスペーパ1の熱膨張係数
は,面内方向が30〜40ppm/℃であり,厚さ方向
が40〜50ppm/℃である。また,このガラスペー
パ1の比誘電率は,1MHzで4.10,1GHzで
3.95である。また,誘電正接は,1MHzで0.0
043,1GHzで0.0116である。なお,このガ
ラスペーパ1としては,例えば日立化成社製のGEA−
679PやAS−5000GPが使用できる。
The thermal expansion coefficient of the glass paper 1 is 30 to 40 ppm / ° C in the in-plane direction and 40 to 50 ppm / ° C in the thickness direction. The relative permittivity of the glass paper 1 is 4.10 at 1 MHz and 3.95 at 1 GHz. The dielectric loss tangent is 0.0 at 1MHz.
It is 0.0116 at 043,1 GHz. The glass paper 1 is, for example, GEA- manufactured by Hitachi Chemical Co., Ltd.
679P or AS-5000GP can be used.

【0019】次に,図2に示すように配置されたガラス
ペーパ1等に対して,真空プレスが行われる。プレス後
のガラスペーパ1等は,図3に示すようなキャパシタ層
になる。このプレスによって,ガラスペーパ1中にある
気泡がエポキシ樹脂により塞がれる。これにより,ガラ
スペーパ1は,全体がおおよそ均一の絶縁層になる。さ
らに,ガラスペーパ1は不織布であるため,編目を有し
ていない。このため,レーザ等による均一な穴あけが可
能である。また,ガラスペーパ1の厚さが薄くなり,面
積当たり大容量の静電容量を確保できる。そして,この
製造されたキャパシタ層に対してさらに絶縁層4,5,
6および導体層7,8,9を積層し,パターニングする
ことにより配線板100が製造される。
Next, vacuum pressing is performed on the glass paper 1 and the like arranged as shown in FIG. The glass paper 1 etc. after pressing becomes a capacitor layer as shown in FIG. By this press, the bubbles in the glass paper 1 are closed by the epoxy resin. As a result, the glass paper 1 becomes a substantially uniform insulating layer as a whole. Furthermore, since the glass paper 1 is a non-woven fabric, it has no stitches. Therefore, it is possible to make a uniform hole with a laser or the like. Further, the thickness of the glass paper 1 becomes thin, and a large capacitance per area can be secured. Further, the insulating layers 4, 5, and 5 are further added to the manufactured capacitor layer.
Wiring board 100 is manufactured by laminating 6 and conductor layers 7, 8 and 9 and patterning them.

【0020】以上詳細に説明したように第一の形態の配
線板100は,絶縁層であるガラスペーパ1とその両面
の導体層である銅箔2,3とによりキャパシタ層を構成
することとしている。また,絶縁層1は,エポキシ樹脂
の内部にガラス不織布を包含させたものとしている。さ
らに,絶縁層1は,180μmから220μmまでの範
囲内の厚さであったガラスペーパ1を,40μmから5
0μmまでの範囲内の厚さに圧縮したものであることと
している。すなわち,150μm以上の厚さがあるガラ
スペーパ1を,プレスにより100μm以下の厚さに圧
縮するのである。これにより,製造工程における手作業
の作業性と,配線板100としての面積当たりの大容量
の静電容量とが両立されている。また,絶縁層1には編
目のない不織布が包含されているため,誘電率のばらつ
きが少なく耐電圧が高い。よって,絶縁シートの薄型軽
量化による作業効率の低下を防ぎ,誘電率にばらつきの
ないキャパシタ層を有する配線板が実現されている。
As described in detail above, in the wiring board 100 of the first embodiment, the glass paper 1 which is the insulating layer and the copper foils 2 and 3 which are the conductor layers on both surfaces thereof constitute the capacitor layer. . Further, the insulating layer 1 is made by incorporating a glass nonwoven fabric inside the epoxy resin. In addition, the insulating layer 1 was formed from the glass paper 1 having a thickness within the range of 180 μm to 220 μm by 40 μm to 5 μm.
It is supposed to be compressed to a thickness within the range of 0 μm. That is, the glass paper 1 having a thickness of 150 μm or more is compressed by a press to a thickness of 100 μm or less. As a result, both the workability of the manual work in the manufacturing process and the large capacitance per area of the wiring board 100 are compatible. In addition, since the insulating layer 1 includes a non-woven fabric, the variation in dielectric constant is small and the withstand voltage is high. Therefore, it is possible to realize a wiring board having a capacitor layer in which the work efficiency is prevented from being reduced due to the thinning and lightening of the insulating sheet, and the dielectric constant does not vary.

【0021】また,ガラスペーパ1の厚さ方向の熱膨張
係数は,40〜50ppm/℃ほどの小さな値である。
このため,熱膨張による静電容量の変化が少なく,安定
した静電容量を得ている。また,面内方向の熱膨張係数
が30〜40ppm/℃であるため,熱膨張に関する等
方性が一般的なプリプレグ等より良く,熱履歴を受けた
場合の歪みが少ない。
The thermal expansion coefficient of the glass paper 1 in the thickness direction is as small as 40 to 50 ppm / ° C.
Therefore, there is little change in capacitance due to thermal expansion, and stable capacitance is obtained. Further, since the coefficient of thermal expansion in the in-plane direction is 30 to 40 ppm / ° C., the isotropic property regarding thermal expansion is better than that of a general prepreg and the like, and the strain when subjected to thermal history is small.

【0022】[第二の形態]第二の形態に係る配線板2
00は,図4に示す断面構造を有している。具体的に
は,配線板200は,導体層13,14,15,18,
19と絶縁層11,12,16,17とを有する5層配
線板である。
[Second Mode] Wiring board 2 according to the second mode
00 has the sectional structure shown in FIG. Specifically, the wiring board 200 includes the conductor layers 13, 14, 15, 18,
A five-layer wiring board having 19 and insulating layers 11, 12, 16, and 17.

【0023】この絶縁層11,12は,第一の形態に係
るガラスペーパ1と同等の材質からなるものである。す
なわち,導体層のアンカー面と接着しても絶縁破壊の心
配はない。また,導体層13,15を電源層,導体層1
4をグラウンド層として利用している。これにより,こ
の配線板200は,絶縁層11を挟んだ導体層13,1
4間において静電容量を持つ。また,絶縁層12を挟ん
だ導体層14,15間においても静電容量を持つ。すな
わち,配線材200は,導体層13,14間の静電容量
と導体層14,15間の静電容量とを重ね合わせた大容
量のキャパシタ層を有している。
The insulating layers 11 and 12 are made of the same material as the glass paper 1 according to the first embodiment. In other words, there is no risk of dielectric breakdown even if it adheres to the anchor surface of the conductor layer. In addition, the conductor layers 13 and 15 are the power source layer and the conductor layer 1
4 is used as a ground layer. As a result, the wiring board 200 includes the conductor layers 13, 1 with the insulating layer 11 interposed therebetween.
It has a capacitance between four. In addition, the capacitance is also provided between the conductor layers 14 and 15 that sandwich the insulating layer 12. That is, the wiring member 200 has a large-capacity capacitor layer in which the capacitance between the conductor layers 13 and 14 and the capacitance between the conductor layers 14 and 15 are superposed.

【0024】以上詳細に説明したように第二の形態の配
線板200は,導体層13,14,15からなるキャパ
シタ層を有することとしている。この配線板200の絶
縁層11,12は,ガラス不織布を包含させたものであ
り,導体層13,14,15のアンカー面と接着しても
絶縁破壊の心配がない。このため,配線板200は,導
体層13,絶縁層11,導体層14からなるキャパシタ
層と,導体層14,絶縁層12,導体層15からなるキ
ャパシタ層とを重ね合わせた大容量のキャパシタ層とし
て利用できる。これにより,複数のキャパシタ層を利用
することなく,大容量のキャパシタ層が実現されてい
る。よって,積層配線板の薄型軽量化も図れ,コストも
抑えることができる。
As described in detail above, the wiring board 200 of the second embodiment has the capacitor layer composed of the conductor layers 13, 14 and 15. The insulating layers 11 and 12 of the wiring board 200 include glass non-woven fabric, and there is no fear of dielectric breakdown even if they are adhered to the anchor surfaces of the conductor layers 13, 14 and 15. Therefore, the wiring board 200 has a large-capacity capacitor layer in which the capacitor layer including the conductor layer 13, the insulating layer 11, and the conductor layer 14 and the capacitor layer including the conductor layer 14, the insulating layer 12, and the conductor layer 15 are stacked. Available as As a result, a large-capacity capacitor layer is realized without using a plurality of capacitor layers. Therefore, the laminated wiring board can be made thin and lightweight, and the cost can be suppressed.

【0025】[第三の形態]第二の形態に係る配線板で
は,配線板のコア部分にキャパシタ層を配置している
が,本発明はこれに限るものではない。第三の形態に係
る配線板300は,図5に示す断面構造を有している。
具体的には,配線板300は,導体層23,24,2
5,28と絶縁層21,22,26,27とを有する積
層配線板である。なお,この絶縁層21,22は,第一
の形態に係るガラスペーパ1と同等の基材からなるもの
である。また,導体層25を電源層,導体層24をグラ
ウンド層として利用している。これにより,この配線板
300は,絶縁層22を挟んだ導体層24,25間にお
いて静電容量を持っている。すなわち,導体層24,2
5間でキャパシタ層を構成している。
[Third Mode] In the wiring board according to the second mode, the capacitor layer is arranged in the core portion of the wiring board, but the present invention is not limited to this. Wiring board 300 according to the third embodiment has a sectional structure shown in FIG.
Specifically, the wiring board 300 includes the conductor layers 23, 24, 2
5, 28 and insulating layers 21, 22, 26, 27. The insulating layers 21 and 22 are made of the same base material as the glass paper 1 according to the first embodiment. In addition, the conductor layer 25 is used as a power layer and the conductor layer 24 is used as a ground layer. As a result, the wiring board 300 has a capacitance between the conductor layers 24 and 25 that sandwich the insulating layer 22. That is, the conductor layers 24, 2
A capacitor layer is formed between the five.

【0026】また,表層である導体層23には,適宜パ
ターニングが施されている。また,配線板300の表層
から,レーザ等によって形成されたビア30を有してい
る。このビア30は,通常のスキップビア(穴径:10
0μm〜250μm)の他,マイクロビア(穴径:75
μm〜150μm)でもよい。
The conductor layer 23, which is the surface layer, is appropriately patterned. Further, the wiring board 300 has vias 30 formed from the surface layer by a laser or the like. This via 30 is an ordinary skip via (hole diameter: 10
In addition to 0 μm to 250 μm, micro vias (hole diameter: 75
μm to 150 μm).

【0027】以上詳細に説明したように第三の形態の配
線板300は,表層の導体層23の直下に絶縁層21を
有することとしている。この絶縁層21は,不織布を包
含させたものであるため,編目を有しておらずガラスの
密度に偏りがない。このため,形状や穴径にばらつきの
ない良好なビアを形成することができる。また,搭載部
品とキャパシタとの間の配線距離が短く,配線のインダ
クタンスが小さくて済む。
As described in detail above, the wiring board 300 of the third embodiment has the insulating layer 21 immediately below the surface conductor layer 23. Since this insulating layer 21 includes a non-woven fabric, it does not have stitches and the density of the glass is not biased. Therefore, it is possible to form a good via having no variation in shape and hole diameter. Further, the wiring distance between the mounted component and the capacitor is short, and the wiring inductance can be small.

【0028】なお,本実施の形態は単なる例示にすぎ
ず,本発明を何ら限定するものではない。したがって本
発明は当然に,その要旨を逸脱しない範囲内で種々の改
良,変形が可能である。例えば,第二の形態では3層の
導体層を有するキャパシタ層としたが,これに限るもの
ではない。すなわち,4層以上の導体層をもってキャパ
シタ層としても良い。
The present embodiment is merely an example and does not limit the present invention. Therefore, naturally, the present invention can be variously improved and modified without departing from the gist thereof. For example, in the second embodiment, a capacitor layer having three conductor layers is used, but the present invention is not limited to this. That is, four or more conductor layers may be used as the capacitor layer.

【0029】また,ガラスペーパの気泡内には,チタン
酸バリウム等の強誘電物質の粉末が内包されているもの
としてもよい。さらに,エポキシ樹脂中に強誘電物質の
粉末を分散させておいてもよい。これにより,配線板
は,より均一で大容量のキャパシタ層を有することとな
る。
Further, the bubbles of the glass paper may contain powder of a ferroelectric substance such as barium titanate. Further, the powder of the ferroelectric substance may be dispersed in the epoxy resin. As a result, the wiring board has a more uniform and large-capacity capacitor layer.

【0030】[0030]

【発明の効果】以上の説明から明らかなように本発明に
よれば,絶縁シートの薄型軽量化による作業効率の低下
を防ぎ,誘電率にばらつきのないキャパシタ層を有する
配線板が提供されている。
As is apparent from the above description, according to the present invention, there is provided a wiring board having a capacitor layer which prevents a decrease in work efficiency due to a reduction in thickness and weight of an insulating sheet and has a uniform dielectric constant. .

【図面の簡単な説明】[Brief description of drawings]

【図1】第一の形態における配線板を示す断面図であ
る。
FIG. 1 is a cross-sectional view showing a wiring board according to a first embodiment.

【図2】第一の形態における配線板を製造するための部
品の配置を示す概念図である。
FIG. 2 is a conceptual diagram showing an arrangement of components for manufacturing the wiring board according to the first embodiment.

【図3】第一の形態におけるキャパシタ層を示す断面図
である。
FIG. 3 is a cross-sectional view showing a capacitor layer in the first mode.

【図4】第二の形態における配線板を示す断面図であ
る。
FIG. 4 is a sectional view showing a wiring board according to a second embodiment.

【図5】第三の形態における配線板を示す断面図であ
る。
FIG. 5 is a sectional view showing a wiring board according to a third embodiment.

【図6】従来の形態におけるプリプレグを示す図であ
る。
FIG. 6 is a diagram showing a prepreg in a conventional form.

【図7】従来の形態における配線板の接着面を拡大した
断面図である。
FIG. 7 is an enlarged cross-sectional view of a bonding surface of a wiring board in a conventional form.

【符号の説明】[Explanation of symbols]

1 絶縁層(ガラスペーパ) 2 導体層(銅箔) 3 導体層(銅箔) 30 ビア 100 配線板 1 Insulation layer (glass paper) 2 Conductor layer (copper foil) 3 conductor layers (copper foil) 30 vias 100 wiring board

───────────────────────────────────────────────────── フロントページの続き Fターム(参考) 4E351 AA03 BB03 DD04 DD54 GG06 GG20 5E346 AA12 AA13 CC04 CC09 FF45 HH22    ─────────────────────────────────────────────────── ─── Continued front page    F-term (reference) 4E351 AA03 BB03 DD04 DD54 GG06                       GG20                 5E346 AA12 AA13 CC04 CC09 FF45                       HH22

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】 絶縁層と導体層とを積層してなる配線板
において,絶縁層およびその両側の導体層による層間キ
ャパシタ部分を有し,前記層間キャパシタ部分の絶縁層
は,樹脂の内部に絶縁性の繊維からなる不織布が包含さ
れているものであることを特徴とする配線板。
1. A wiring board in which an insulating layer and a conductor layer are laminated, has an interlayer capacitor portion formed by the insulating layer and conductor layers on both sides thereof, and the insulating layer of the interlayer capacitor portion is insulated inside a resin. A wiring board comprising a non-woven fabric made of a flexible fiber.
【請求項2】 絶縁層と導体層とを積層してなる配線板
において,絶縁層およびその両側の導体層による層間キ
ャパシタ部分を有し,前記層間キャパシタ部分の絶縁層
は,150μm以上の厚さの絶縁フィルムを,プレスに
より100μm以下の厚さに圧縮したものであることを
特徴とする配線板。
2. A wiring board in which an insulating layer and a conductor layer are laminated, having an interlayer capacitor portion formed by the insulating layer and conductor layers on both sides thereof, and the insulating layer of the interlayer capacitor portion has a thickness of 150 μm or more. A wiring board, which is obtained by compressing the insulating film of 1. to a thickness of 100 μm or less by pressing.
【請求項3】 請求項1または請求項2に記載する配線
板において,前記層間キャパシタ部分の絶縁層は,厚さ
方向の熱膨張係数と面内方向の熱膨張係数との比が1.
5以内のものであることを特徴とする配線板。
3. The wiring board according to claim 1 or 2, wherein the insulating layer of the interlayer capacitor portion has a ratio of the thermal expansion coefficient in the thickness direction to the thermal expansion coefficient in the in-plane direction of 1.
A wiring board characterized by being within 5.
【請求項4】 請求項1から請求項3までのうち少なく
とも一つに記載する配線板において,前記層間キャパシ
タ部分の導体層の少なくとも一方は,他方の導体層に対
しアンカー面で向き合うことを特徴とする配線板。
4. The wiring board according to at least one of claims 1 to 3, wherein at least one of the conductor layers of the interlayer capacitor portion faces the other conductor layer at an anchor surface. And a wiring board.
【請求項5】 請求項1から請求項4までのうち少なく
とも一つに記載する配線板において,表層面から2番目
の導体層と,3番目の導体層と,それらの間の絶縁層と
が前記層間キャパシタ部分をなすことを特徴とする配線
板。
5. The wiring board according to at least one of claims 1 to 4, wherein the second conductor layer from the surface layer, the third conductor layer, and the insulating layer between them are provided. A wiring board comprising the interlayer capacitor portion.
JP2001395254A 2001-12-26 2001-12-26 Wiring board Expired - Fee Related JP3823052B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001395254A JP3823052B2 (en) 2001-12-26 2001-12-26 Wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001395254A JP3823052B2 (en) 2001-12-26 2001-12-26 Wiring board

Publications (2)

Publication Number Publication Date
JP2003198091A true JP2003198091A (en) 2003-07-11
JP3823052B2 JP3823052B2 (en) 2006-09-20

Family

ID=27601724

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001395254A Expired - Fee Related JP3823052B2 (en) 2001-12-26 2001-12-26 Wiring board

Country Status (1)

Country Link
JP (1) JP3823052B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006054601A1 (en) * 2004-11-19 2006-05-26 Matsushita Electric Industrial Co., Ltd. Multilayer substrate with built-in capacitor, method for manufacturing same, and cold cathode tube lighting device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006054601A1 (en) * 2004-11-19 2006-05-26 Matsushita Electric Industrial Co., Ltd. Multilayer substrate with built-in capacitor, method for manufacturing same, and cold cathode tube lighting device

Also Published As

Publication number Publication date
JP3823052B2 (en) 2006-09-20

Similar Documents

Publication Publication Date Title
US5870274A (en) Capacitive PCB with internal capacitive laminate
US6808642B2 (en) Method for producing multilayer substrate and electronic part, and multilayer electronic part
Luo et al. Carbon-fiber/polymer-matrix composites as capacitors
CN101426333B (en) Multi-layer mixed pressing printed circuit board and manufacturing method, apparatus thereof
TW201127228A (en) Flex-rigid wiring board and method for manufacturing the same
WO2003011589A1 (en) Capacitor layer forming both-side copper-clad laminated heet and production method therefor
CN100558222C (en) Multiwiring board and manufacture method thereof
JP6907123B2 (en) Manufacturing method of printed wiring board having a dielectric layer
US20090229869A1 (en) Wiring board and method of making the same
JP2006222182A (en) Rigid flexible board
JP4610067B2 (en) Manufacturing method of wiring board with built-in electric element
JP2003198091A (en) Circuit board
JP3443808B2 (en) Manufacturing method of laminated substrate and electronic component
JP2003198095A (en) Wiring material and its manufacturing method
JP2001119111A (en) Printed wiring board and method for manufacturing the same
JP2002368364A (en) Printed wiring board and its manufacturing method
JP6916165B2 (en) Multi-layer laminated board and manufacturing method of multi-layer printed wiring board using this
JPH08195564A (en) Layered electronic component
JP3927562B2 (en) Method for manufacturing a substrate with a built-in capacitor
JP2002261453A (en) Multilayer interconnection board
JP2005273100A (en) Fiber-made paper sheet and printed circuit board and method for producing the same
JP2007258478A (en) Composite circuit component and semiconductor device comprising the same
JP2004311987A (en) Multilayered substrate
CN1937174A (en) Capacitive devices, organic dielectric laminates, multilayer structures incorporating such devices, and methods of making thereof
JP2005026406A (en) Wiring board holding capacitor electrode and its producing process

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041110

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060307

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060425

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060613

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060626

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090630

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100630

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100630

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110630

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110630

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120630

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130630

Year of fee payment: 7

LAPS Cancellation because of no payment of annual fees