JP2002190704A - Adaptive array antenna system - Google Patents

Adaptive array antenna system

Info

Publication number
JP2002190704A
JP2002190704A JP2000389310A JP2000389310A JP2002190704A JP 2002190704 A JP2002190704 A JP 2002190704A JP 2000389310 A JP2000389310 A JP 2000389310A JP 2000389310 A JP2000389310 A JP 2000389310A JP 2002190704 A JP2002190704 A JP 2002190704A
Authority
JP
Japan
Prior art keywords
phase
delay
signal
demodulating
array antenna
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000389310A
Other languages
Japanese (ja)
Inventor
Eiji Watanabe
栄司 渡辺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2000389310A priority Critical patent/JP2002190704A/en
Publication of JP2002190704A publication Critical patent/JP2002190704A/en
Pending legal-status Critical Current

Links

Landscapes

  • Variable-Direction Aerials And Aerial Arrays (AREA)
  • Radio Transmission System (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide an adaptive array antenna system consisting of a limited number of components which can be applied to a multipathes environment. SOLUTION: The system is provided with a phase synthesis means for forming a beam by adjusting to the arriving directions of a received desired signal and a delay wave, a synthesis means for compensating phase delay of the output signals of the phase synthesis means, a demodulating means for demodulating the summed output of the synthesis part and obtaining a demodulation signal used for the calculation of the phase compensation quantity and the delay compensation quantity of the synthesis means, and a least square processing means for obtaining a weight value multiplied for forming the beam based on the delay compensation quantity of the synthesis means, the demodulation signal of the demodulating means and the reference signal of beam formation.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】この発明は電波環境に応じて
指向性を最適化し、妨害波を抑圧するアダプティブアレ
ーアンテナ装置に関し、特にマルチパス環境下で遅延波
を含む所望信号波にビームを形成するアダプティブアレ
ーアンテナ方式に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an adaptive array antenna apparatus which optimizes directivity according to a radio wave environment and suppresses an interference wave, and more particularly, forms a beam on a desired signal wave including a delay wave in a multipath environment. The present invention relates to an adaptive array antenna system.

【0002】[0002]

【従来の技術】図2は従来のアダプティブアレーアンテ
ナ装置の構成を示すブロック図である。図において、1
a,1b,…,1kはアダプティブアンテナを構成する
同種類のアンテナ素子で、2a,2b,…,2kはアン
テナ素子1a,1b,…,1kにより受信された受信信
号をそれぞれアナログ・デジタル変換する同種類のA/
D変換器である。3a,3b,…,3kはA/D変換器
2a,2b,…,2kの出力を遅延波の遅延時間に応じ
て時間処理する同種類のTDL(TappedDela
y Line:以下TDLとする)回路である。TDL
回路3aの構成において、4a,4b,…,4nは同種
類の遅延素子、5a,5b,…,5nは遅延素子4a,
4b,…,4nの出力にそれぞれウエイト値W11,W
12,…,W1nを乗算する同種類の重み付け部、6は
重み付け部5a,5b,…,5nの乗算結果を合成する
加算器である。7はTDL回路3a,3b,…,3kの
出力を遅延波の遅延量を補償して加算する合成部で、8
は合成部7の出力を復調する復調部である。9はビーム
形成時に基準となる参照信号、10は合成部7の出力と
参照信号9とからTDL回路3a,3b,…,3kの各
ウエイト値W11,W12,…,W1nを求める最小二
乗誤差法(MMSE:Minimum Means S
quare Error)処理部である。
2. Description of the Related Art FIG. 2 is a block diagram showing a configuration of a conventional adaptive array antenna device. In the figure, 1
, 1k denote the same type of antenna elements constituting the adaptive antenna, and 2a, 2b, ..., 2k perform analog-to-digital conversion of the signals received by the antenna elements 1a, 1b, ..., 1k, respectively. A / of the same kind
It is a D converter. .., 2k time-process the outputs of the A / D converters 2a, 2b,..., 2k in accordance with the delay time of the delayed wave.
y Line: TDL) circuit. TDL
In the configuration of the circuit 3a, 4a, 4b,..., 4n are delay elements of the same type, 5a, 5b,.
4b,..., 4n output weight values W11 and W11, respectively.
, W1n, and an adder 6 for synthesizing the multiplication results of the weighting units 5a, 5b,..., 5n. Reference numeral 7 denotes a synthesizing unit for adding the outputs of the TDL circuits 3a, 3b,.
Is a demodulation unit for demodulating the output of the synthesis unit 7. Numeral 9 is a reference signal used as a reference at the time of beam forming. Numeral 10 is a least square error method for obtaining weight values W11, W12,..., W1n of the TDL circuits 3a, 3b,. (MMSE: Minimum Means S
(Que Error) processing unit.

【0003】次に動作に付いて説明する。所望信号に遅
延波を含んだ信号波が各アンテナ素子1a,1b,…,
1kにより受信され、A/D変換器2a,2b,…,2
kによりデジタル信号に変換される。変換されたデジタ
ル信号は、TDL回路3a,3b,…,3kにより所望
波および遅延波の到来方向および遅延時間に合わせたウ
エイト値W11,W12,…,W1nにより重み付け処
理される。各ウエイト値は、最小二乗誤差法処理部10
により各TDL回路3a,3b,…,3kの出力を合成
する合成部7の出力と基準となる参照信号9を用いて、
両者の二乗誤差が最小となるように計算される。これに
より遅延波の到来方向、遅延時間が変化しても同相で所
望信号に加算できるため、復調部8に入力する信号の信
号対雑音比が向上する。
Next, the operation will be described. A signal wave including a delay wave in the desired signal is transmitted to each of the antenna elements 1a, 1b,.
1k, and A / D converters 2a, 2b,.
It is converted to a digital signal by k. The converted digital signals are weighted by the TDL circuits 3a, 3b,..., 3k with weight values W11, W12,. Each weight value is calculated by the least squares error processing unit 10
, 3k using the output of the synthesizing unit 7 and the reference signal 9 serving as a reference.
The calculation is performed so that the square error between the two is minimized. Accordingly, even if the arrival direction and delay time of the delayed wave change, the signal can be added to the desired signal in the same phase, so that the signal-to-noise ratio of the signal input to the demodulation unit 8 is improved.

【0004】通常、受信信号の重み付けは、複素乗算器
による位相回転のみで実現しているため、受信信号のシ
ンボルタイミング以上の遅延波に対しては干渉波と同様
にキャンセルされる。このため遅延波を復調処理に使う
ことができないが、TDL回路3a,3b,…,3kを
使用することにより遅延波を有効に利用できるようにし
ている。
Normally, weighting of a received signal is realized only by phase rotation by a complex multiplier, so that a delayed wave that is longer than the symbol timing of the received signal is canceled in the same manner as an interference wave. For this reason, the delay wave cannot be used for the demodulation processing, but the use of the TDL circuits 3a, 3b,..., 3k enables the delay wave to be used effectively.

【0005】[0005]

【発明が解決しようとする課題】従来のアダプティブア
レーアンテナ装置は以上のように構成されているので、
各アンテナ素子1a,1b,…,1kの数に対応してそ
れぞれのTDL回路3a,3b,…,3kを実装するた
め、遅延波の数に関わらず最大遅延時間に比例した規模
のウエイト乗算回路が必要となり、ハードウエア規模が
大きくなるなどの課題があった。
Since the conventional adaptive array antenna device is configured as described above,
Since the respective TDL circuits 3a, 3b,..., 3k are mounted corresponding to the number of the antenna elements 1a, 1b,..., 1k, a weight multiplication circuit having a scale proportional to the maximum delay time regardless of the number of delay waves. However, there were problems such as an increase in hardware scale.

【0006】この発明は上記のような課題を解決するた
めになされたもので、少ないハードウエア規模でマルチ
パス環境下に適用可能なアダプティブアレーアンテナ方
式を得ることを目的とする。
SUMMARY OF THE INVENTION The present invention has been made to solve the above problems, and has as its object to obtain an adaptive array antenna system which can be applied in a multipath environment with a small hardware scale.

【0007】[0007]

【課題を解決するための手段】この発明に係るアダプテ
ィブアレーアンテナ方式は、複数のアンテナ素子により
受信しアナログ・デジタル変換した各受信信号を、所望
信号および遅延波の到来方向に合わせてビーム形成すべ
く位相回転して加算する遅延波の数に応じた数の位相合
成手段と、復調信号を基に計算した補正補償量および遅
延補償量を用いて位相合成手段の各遅延波間の位相およ
び遅延量をそれぞれ補償して加算する合成手段と、この
合成部の加算出力を復調し合成手段の位相補償量および
遅延補償量の計算に用いる復調信号として合成手段に供
給する復調手段と、合成手段の遅延補償量、復調手段の
復調信号およびビーム形成の基準となる参照信号とから
各位相合成手段が位相回転のために乗算するそれぞれの
ウエイト値を決める最小二乗誤差法処理手段とを備えた
ものである。
In the adaptive array antenna system according to the present invention, each received signal received by a plurality of antenna elements and converted from analog to digital is beam-formed in accordance with the arrival direction of a desired signal and a delayed wave. The number of phase synthesizing means corresponding to the number of delay waves to be added by rotating the phase as much as possible, and the phase and delay amount between each delay wave of the phase synthesizing means using the correction compensation amount and the delay compensation amount calculated based on the demodulated signal. Means for compensating for and adding the respective signals, a demodulating means for demodulating the added output of the combining unit and supplying it to the combining means as a demodulated signal used for calculating the phase compensation amount and the delay compensation amount of the combining means, and a delay of the combining means. From the compensation amount, the demodulated signal of the demodulation means and the reference signal used as a reference for beam forming, each weight value to be multiplied by each phase synthesis means for phase rotation is determined. It is obtained by a least square error method processing unit.

【0008】この発明に係るアダプティブアレーアンテ
ナ方式は、各位相合成手段は、アナログ・デジタル変換
された各受信信号にそれぞれのウエイト値を乗算するそ
れぞれの重み付け部と、この重み付け部の各乗算結果を
合成する加算器とから構成されたものである。
In the adaptive array antenna system according to the present invention, each phase synthesizing means multiplies each analog-to-digital converted received signal by a respective weight value, and calculates each multiplication result of the weighting section. And an adder for combining.

【0009】[0009]

【発明の実施の形態】以下、この発明の実施の一形態を
説明する。 実施の形態1.図1はこの発明の実施の形態1によるア
ダプティブアレーアンテナ方式の構成を示すブロック図
である。図2と同じ対応部分には同一符号を付して示
す。図において、1a,1b,…,1kはアダプティブ
アンテナを構成するアンテナ素子で、2a,2b,…,
2kはアンテナ素子1a,1b,…,1kにより受信さ
れた受信信号をそれぞれアナログ・デジタル変換する同
種類のA/D変換器である。11a,11b,…,11
nは、A/D変換器2a,2b,…,2kのデジタル出
力を所望信号および遅延信号の到来方向に合わせて位相
回転し、それらを加算する同種類の位相合成部(位相合
成手段)である。この位相合成部11a内において、5
a,5b,…,5kはA/D変換器2a,2b,…,2
kの各出力にそれぞれウエイト値W11,W12,…,
W1kを乗算する同種類の重み付け部で、6は重み付け
部5a,5b,…,5kの乗算結果を合成する加算器で
ある。7は位相合成部11a,11b,…,11nの出
力の各遅延波の遅延量を補償して加算する合成部(合成
手段)である。8は合成部7の出力を復調する復調部
(復調手段)である。9はビーム合成時に基準となる参
照信号である。10は合成部7の出力、復調部8の出力
および参照信号9とから重み付け部5a,5b,…,5
kの各ウエイト値W11,W12,…,W1kを決める
最小二乗誤差法処理部(最小二乗誤差法処理手段)であ
る。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS One embodiment of the present invention will be described below. Embodiment 1 FIG. FIG. 1 is a block diagram showing a configuration of an adaptive array antenna system according to Embodiment 1 of the present invention. Corresponding parts in FIG. 2 are denoted by the same reference numerals. In the figure, 1a, 1b, ..., 1k are antenna elements constituting an adaptive antenna, and 2a, 2b, ...,
Reference numeral 2k denotes an A / D converter of the same type for performing analog-to-digital conversion of the received signals received by the antenna elements 1a, 1b,..., 1k. 11a, 11b, ..., 11
n is a phase synthesizing unit (phase synthesizing means) of the same type which rotates the digital outputs of the A / D converters 2a, 2b,..., 2k in accordance with the arrival directions of the desired signal and the delayed signal, and adds them. is there. In the phase synthesis unit 11a, 5
, 5k are A / D converters 2a, 2b,.
The weight values W11, W12,...
A weighting unit of the same type for multiplying W1k, and 6 is an adder for combining the multiplication results of the weighting units 5a, 5b,..., 5k. Numeral 7 denotes a synthesizing unit (synthesizing means) for compensating for the delay amount of each delay wave output from the phase synthesizing units 11a, 11b,... Reference numeral 8 denotes a demodulation unit (demodulation means) for demodulating the output of the synthesis unit 7. Reference numeral 9 denotes a reference signal used as a reference at the time of beam combining. Reference numeral 10 denotes a weighting unit 5a, 5b,...
.., W1k for determining the respective weight values W11, W12,..., W1k.

【0010】次に動作について説明する。所望信号に遅
延波を含んだ信号波は各アンテナ素子1a,1b,…1
kにより受信され、A/D変換器2a,2b,…,2k
によりデジタル信号に変換される。これらデジタル信号
は、遅延波の数の分だけ設けられた位相合成部11a,
11b,…,11nにより各遅延波の到来方向にビーム
を形成する。ビーム形成のための重み付けのウエイト値
W11,W12,…,W1kは、復調部8の復調信号、
合成部7の遅延補償量およびビーム形成の基準となる参
照信号9を基に最小二乗誤差法処理部10において計算
され決められる。各位相合成部11a,11b,…,1
1nの出力は、合成部7で遅延波間の位相および遅延量
を補償した後に合成される。この位相および遅延量の補
償は、復調部8から与えられる復調信号を基に計算した
位相補償量および遅延補償量を用いて行われる。合成さ
れた信号は復調部8で復調された後、復調データとして
出力される。
Next, the operation will be described. The signal wave including the delay wave in the desired signal is transmitted to each of the antenna elements 1a, 1b,.
k and received by the A / D converters 2a, 2b,.
Is converted into a digital signal. These digital signals are phase-combined by 11a,
11b, a beam is formed in the arrival direction of each delayed wave. The weighting weight values W11, W12,..., W1k for beamforming are the demodulated signal of
It is calculated and determined by the least squares error processing unit 10 based on the delay compensation amount of the combining unit 7 and the reference signal 9 serving as a reference for beam forming. Each of the phase synthesis units 11a, 11b,.
The outputs of 1n are combined after the combining unit 7 compensates for the phase and the amount of delay between the delayed waves. The compensation of the phase and the delay amount is performed using the phase compensation amount and the delay compensation amount calculated based on the demodulated signal provided from the demodulation unit 8. The synthesized signal is demodulated by the demodulation unit 8 and then output as demodulated data.

【0011】以上のように、この実施の形態1によれ
ば、遅延波間の遅延量が大きい場合でもアンテナ素子1
a,1b,…,1kの各出力毎でなく、位相合成部11
a,11b,…,11nの出力に対して合成部7におい
て遅延を補償するため、従来用いた重み付けのための乗
算器を削減でき、TDL回路に比べハードウエア規模を
小さくできる効果が得られる。
As described above, according to the first embodiment, even when the amount of delay between delayed waves is large, antenna element 1
a, 1b,..., 1k, but not for each output.
Since the outputs of a, 11b,..., 11n are compensated for in the synthesizer 7, the multiplier for weighting conventionally used can be reduced, and the effect of reducing the hardware scale as compared with the TDL circuit can be obtained.

【0012】[0012]

【発明の効果】以上のように、この発明によれば、複数
のアンテナ素子により受信しアナログ・デジタル変換し
た各受信信号を、所望信号および遅延波の到来方向に合
わせてビーム形成すべく位相回転して加算する遅延波の
数に応じた数の位相合成手段と、復調信号を基に計算し
た位相補償量および遅延補償量を用いて位相合成手段の
各遅延波間の位相および遅延量をそれぞれ補償して加算
する合成手段と、この合成部の加算出力を復調し合成手
段の位相補償量および遅延補償量の計算に用いる復調信
号として合成手段に供給する復調手段と、合成手段の遅
延補償量、復調手段の復調信号およびビーム形成の基準
となる参照信号とから各位相合成手段が位相回転のため
に乗算するそれぞれのウエイト値を決める最小二乗誤差
法処理手段とを備えるように構成したので、遅延波数に
対応した位相合成部により遅延波を重み付けして合成
し、その出力に対して遅延回路(合成部)により遅延波
を所望信号に合成することができ、したがって従来のT
DL回路を用いた方式に比べハードウエア規模を小さく
し、その分、装置を安価に構成できる効果がある。
As described above, according to the present invention, a phase rotation is performed so that each received signal received by a plurality of antenna elements and converted from analog to digital is beam-formed in accordance with the arrival direction of a desired signal and a delayed wave. And compensating the phase and the delay amount between the delay waves of the phase combining means using the number of phase combining means corresponding to the number of delayed waves to be added and the amount of phase compensation calculated based on the demodulated signal and the amount of delay compensation. Synthesizing means for demodulating the added output of the synthesizing section and supplying the demodulated signal to the synthesizing means as a demodulated signal used for calculating the phase compensation amount and the delay compensation amount of the synthesizing means; A least squares error processing means for determining each weight value to be multiplied by each phase synthesizing means for phase rotation from the demodulated signal of the demodulating means and a reference signal serving as a reference for beam forming. With such a configuration, the delay wave can be weighted and synthesized by the phase synthesizer corresponding to the number of delay waves, and the delay wave can be synthesized with the output by the delay circuit (synthesis unit) into a desired signal. Conventional T
There is an effect that the hardware scale is reduced as compared with the method using the DL circuit, and the apparatus can be configured inexpensively.

【0013】この発明によれば、各位相合成手段を、ア
ナログ・デジタル変換された各受信信号にそれぞれのウ
エイト値を乗算するそれぞれの重み付け部と、この重み
付け部の各乗算結果を合成する加算器とから構成したの
で、遅延波のビーム形成だけを主体とし、遅延回路を設
けないので回路構成を簡素化できる効果がある。
According to the present invention, each phase synthesizing means includes a weighting section for multiplying each of the analog-to-digital converted received signals by a respective weight value, and an adder for synthesizing each multiplication result of the weighting section. Therefore, there is an effect that the circuit configuration can be simplified because only the delayed wave beam formation is mainly performed and no delay circuit is provided.

【図面の簡単な説明】[Brief description of the drawings]

【図1】 この発明の実施の形態1によるアダプティブ
アレーアンテナ装置の構成を示すブロック図である。
FIG. 1 is a block diagram illustrating a configuration of an adaptive array antenna device according to a first embodiment of the present invention.

【図2】 従来のアダプティブアレーアンテナ装置の構
成を示すブロック図である。
FIG. 2 is a block diagram showing a configuration of a conventional adaptive array antenna device.

【符号の説明】[Explanation of symbols]

1a,1b,…,1k アンテナ素子、2a,2b,
…,2k A/D変換器、3a,3b,…,3k TD
L回路、4a,4b,…,4n 遅延素子、5a,5
b,…,5k 重み付け部、6 加算器、7 合成部
(合成手段)、8 復調部(復調手段)、9 参照信
号、10 最小二乗誤差法処理部(最小二乗誤差法処理
手段)、11a,11b,…,11n 位相合成部(位
相合成手段)、W11,W12,…,W1k ウエイト
値。
, 1k antenna elements, 2a, 2b,
..., 2k A / D converters, 3a, 3b, ..., 3k TD
L circuit, 4a, 4b,..., 4n delay element, 5a, 5
b,..., 5k weighting unit, 6 adder, 7 combining unit (synthesizing unit), 8 demodulating unit (demodulating unit), 9 reference signal, 10 least square error method processing unit (least square error method processing unit), 11a, 11b,..., 11n Phase synthesis unit (phase synthesis means), W11, W12,.

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 複数のアンテナ素子により受信しアナロ
グ・デジタル変換した各受信信号を、所望信号および遅
延波の到来方向に合わせてビーム形成すべく位相回転し
て加算する前記遅延波の数に応じた数の位相合成手段
と、 復調信号を基に計算した位相補償量および遅延補償量を
用いて前記位相合成手段の各遅延波間の位相および遅延
量をそれぞれ補償して加算する合成手段と、 この合成部の加算出力を復調し前記合成手段の前記位相
補償量および前記遅延補償量の計算に用いるための前記
復調信号として前記合成手段に供給する復調手段と、 前記合成手段が前記遅延補償量、前記復調手段の前記復
調信号およびビーム形成の基準となる参照信号とから各
前記位相合成手段が前記位相回転のために乗算するそれ
ぞれのウエイト値を決める最小二乗誤差法処理手段とを
備えたことを特徴とするアダプティブアレーアンテナ方
式。
1. A method according to the number of the delayed waves to be received, which are received by a plurality of antenna elements and converted from analog to digital, are phase-rotated and beam-formed to form a beam in accordance with the arrival direction of a desired signal and a delayed wave. Combining means for compensating and adding the phases and delay amounts between the respective delayed waves of the phase combining means using the phase compensation amounts and the delay compensation amounts calculated based on the demodulated signals. Demodulating means for demodulating the added output of the combining unit and supplying the demodulated signal to the combining means as the demodulated signal for use in calculating the phase compensation amount and the delay compensation amount of the combining means; and From the demodulated signal of the demodulation means and a reference signal serving as a reference for beamforming, each phase synthesizing means determines a respective weight value to be multiplied for the phase rotation. An adaptive array antenna system comprising a small square error method processing means.
【請求項2】 各位相合成手段は、アナログ・デジタル
変換された各受信信号にそれぞれのウエイト値を乗算す
るそれぞれの重み付け部と、この重み付け部の各乗算結
果を合成する加算器とから構成されたことを特徴とする
請求項1記載のアダプティブアレーアンテナ方式。
2. Each phase synthesizing means includes a weighting unit for multiplying each of the analog-to-digital converted received signals by a respective weight value, and an adder for synthesizing each multiplication result of the weighting unit. 2. The adaptive array antenna system according to claim 1, wherein:
JP2000389310A 2000-12-21 2000-12-21 Adaptive array antenna system Pending JP2002190704A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000389310A JP2002190704A (en) 2000-12-21 2000-12-21 Adaptive array antenna system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000389310A JP2002190704A (en) 2000-12-21 2000-12-21 Adaptive array antenna system

Publications (1)

Publication Number Publication Date
JP2002190704A true JP2002190704A (en) 2002-07-05

Family

ID=18855891

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000389310A Pending JP2002190704A (en) 2000-12-21 2000-12-21 Adaptive array antenna system

Country Status (1)

Country Link
JP (1) JP2002190704A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3993283A1 (en) * 2019-08-07 2022-05-04 Sony Group Corporation Communication device and communication method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3993283A1 (en) * 2019-08-07 2022-05-04 Sony Group Corporation Communication device and communication method
EP3993283A4 (en) * 2019-08-07 2022-09-07 Sony Group Corporation Communication device and communication method

Similar Documents

Publication Publication Date Title
JP3449457B2 (en) Signal processing apparatus and method for minimizing interference and reducing noise in a wireless communication system
JP2003529980A (en) Integrated Beamforming / Rake / MUD CDMA Receiver Architecture
JP2004007338A (en) Path search circuit, radio receiver, and radio transmitter
JP2005051780A (en) Method and apparatus for receiving digital television signal using space diversity and beam formation
JP2002374187A (en) Signal reception method and device
JP3458841B2 (en) Receiver and demodulator applied to mobile communication system
JP2002094318A (en) Method and device for extracting signal in radio communication system
JP4187985B2 (en) Angle measuring device, angle measuring method and program
JP2001237754A (en) Diversity-receiving circuit
JP3571209B2 (en) Adaptive antenna device and antenna excitation method
JP2002190704A (en) Adaptive array antenna system
JP2002204183A (en) Rake synthesizing circuit
JPH10126138A (en) Adaptive array receiver
JP3138728B2 (en) Array antenna calibration method
JPH07170117A (en) Method for controlling array antenna and its controller
JP2002280944A (en) Deviation compensating device
KR100241502B1 (en) Signal processing apparatus and method for minimization of interference and reducing of noise effective at array antenna system
JPH11308036A (en) Adaptive antenna
JP2000349696A (en) Reception method and receiver
JP6983367B1 (en) Receiver, communication system, receiving method, control circuit and storage medium
JP3930456B2 (en) Array antenna communication device
JPH11239080A (en) Spread spectrum receiving device
JP4056655B2 (en) Adaptive antenna and antenna directivity control method
JP2916387B2 (en) Received signal processing device for array antenna
JPH10233756A (en) Maximum ratio synthesis circuit for multi-path signal

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040309

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040316

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20040615