JP2002164755A - Digital receiving device - Google Patents

Digital receiving device

Info

Publication number
JP2002164755A
JP2002164755A JP2000360556A JP2000360556A JP2002164755A JP 2002164755 A JP2002164755 A JP 2002164755A JP 2000360556 A JP2000360556 A JP 2000360556A JP 2000360556 A JP2000360556 A JP 2000360556A JP 2002164755 A JP2002164755 A JP 2002164755A
Authority
JP
Japan
Prior art keywords
agc circuit
converter
signal
channel signals
amplification
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000360556A
Other languages
Japanese (ja)
Inventor
Hirotatsu Katsuta
宏達 勝田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toyo Communication Equipment Co Ltd
Original Assignee
Toyo Communication Equipment Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyo Communication Equipment Co Ltd filed Critical Toyo Communication Equipment Co Ltd
Priority to JP2000360556A priority Critical patent/JP2002164755A/en
Publication of JP2002164755A publication Critical patent/JP2002164755A/en
Pending legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To provide a digital receiving device capable of preventing the omission of any signal information by compensating signal waveform distortion in an AGC circuit (or a post-A/D converter) output even when the number of channel signals to be used is increased. SOLUTION: In this digital receiver in which a plurality of received channel signals are introduced through a filter and an AGC circuit through which the plurality of channel signals are allowed to pass to an A/D converter, and converted into digital signals, and demodulated, the inverse number of the degree of amplification of the AGC circuit is calculated from a control signal for controlling the degree of amplification and the plurality of channel signals to be inputted to the AGC circuit based on this are reproduced at the output of the A/D converter.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明はデジタル受信装置に
関し、特に複数のチャネル信号が同時にAGC回路に入力
する場合の信号歪みを改善する手段に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a digital receiver, and more particularly to a means for improving signal distortion when a plurality of channel signals are simultaneously input to an AGC circuit.

【0002】[0002]

【従来の技術】近年、デジタル回路技術の発達により、
アナログ回路により実現していた機能をデジタル回路を
用いて実現する例が増えている。デジタル回路としてDS
P(デジタル信号処理器)等のプログラマブルなデバイス
を用いた場合、ソフトウェアによって機能が実現される
ので、特性の修正、変更が容易であるとともに特性のば
らつきや経年劣化の無い、或いは、調整が不要である等
のメリットが得られる。
2. Description of the Related Art In recent years, with the development of digital circuit technology,
Examples of realizing functions realized by analog circuits using digital circuits are increasing. DS as a digital circuit
When a programmable device such as P (digital signal processor) is used, the functions are realized by software, so it is easy to modify and change the characteristics, and there is no variation or deterioration over time, or no adjustment is required Is obtained.

【0003】デジタル携帯電話等のような移動体通信の
分野においても上記デジタル回路への移行は進んでお
り、究極の例として通信機能のほとんどをソフトウェア
により実現するソフトウェア無線機も提案されている。
詳細は下記文献に記載されているので、説明は省略する
(Joe Mitola, The software radio architecture, IEEE
Communication magazine, May 1995 vol.33, No.5)。と
ころが、現実的には上記文献において要求されるような
広帯域な増幅器、ミキサ、ローカル発振器、或いは、高
速なA/D(アナログ/デジタル)変換器が現状では実現困難
なため、高周波部およびIF部をアナログ処理する次のよ
うな構成が提案されている。
[0003] In the field of mobile communication such as a digital cellular phone, the shift to the digital circuit has been progressing, and as an ultimate example, a software defined radio that realizes most of the communication functions by software has been proposed.
Details are described in the following document, so the description is omitted.
(Joe Mitola, The software radio architecture, IEEE
Communication magazine, May 1995 vol.33, No.5). However, in reality, wideband amplifiers, mixers, local oscillators, or high-speed A / D (analog / digital) converters, as required in the above-mentioned documents, are currently difficult to realize, so the high-frequency section and the IF section The following configuration has been proposed for analog processing.

【0004】図2は、従来のデジタル受信装置の構成例
を示す機能ブロック図である。この例に示すデジタル受
信装置は、RF帯域通過フィルタ101を介してアンテナ102
に接続された増幅器103の出力信号をミキサ104に導くと
ともに、これをローカル信号発振器105の出力信号によ
り所定の周波数に変換した後、IF帯域通過フィルタ106
とAGC(Automatic Gain Control、自動利得制御)回路107
とを介してA/D変換器108に供給するように構成される。
FIG. 2 is a functional block diagram showing a configuration example of a conventional digital receiving apparatus. The digital receiving apparatus shown in this example includes an antenna 102 through an RF bandpass filter 101.
After the output signal of the amplifier 103 connected to the filter 104 is guided to the mixer 104 and converted to a predetermined frequency by the output signal of the local signal oscillator 105, the IF band-pass filter 106
And AGC (Automatic Gain Control) circuit 107
And is supplied to the A / D converter 108 through.

【0005】この例に示すデジタル受信装置は以下のよ
うに機能する。即ち、アンテナ102を介して受信された
複数のチャネル信号を含む高周波アナログ信号は、所要
の帯域幅を有するRF帯域通過フィルタ101により不要成
分が除去されるとともに増幅器103により増幅された
後、ローカル信号発振器105とミキサ104とにより所定の
IF周波数に周波数変換されIF通過フィルタ106に供給さ
れる。
[0005] The digital receiving apparatus shown in this example functions as follows. That is, a high-frequency analog signal including a plurality of channel signals received via the antenna 102 is subjected to removal of unnecessary components by an RF band-pass filter 101 having a required bandwidth, and is amplified by an amplifier 103. The oscillator 105 and the mixer 104
The frequency is converted to an IF frequency and supplied to the IF pass filter 106.

【0006】IF通過フィルタ106は、図示を省略した後
段の復調処理部におけるDSPのソフトウェア変更によっ
て実現される各種変調方式に係わる複数のチャネル信号
がすべて通過可能なように広帯域特性を有する。受信信
号は、ここで再度不要成分が除去された後、A/D変換器1
08のダイナミックレンジ範囲内で最大レベルが一定とな
るように制御信号107aに基づきAGC回路の増幅度gが制御
されるとともに、A/D変換器108によりデジタル信号に変
換されてチャネル分離・復調処理部に供給され、ここでD
SPによりデジタル処理される。
[0006] The IF pass filter 106 has a wide band characteristic so that a plurality of channel signals relating to various modulation schemes realized by software modification of a DSP in a demodulation processing unit (not shown) can pass through. After the unnecessary components are removed again here, the A / D converter 1
The gain g of the AGC circuit is controlled based on the control signal 107a so that the maximum level is constant within the dynamic range of 08, and is converted to a digital signal by the A / D converter 108 for channel separation / demodulation processing. Supplied to the department, where D
Digitally processed by SP.

【0007】図3は、AGC回路107入力における複数のチ
ャネル信号に係わる合成波形を説明する概念図である。
この図は、説明を簡単にするために、同一振幅レベルを
有する2つのチャネル信号が入力する例を示している。
この2つの信号s1、s2はそれぞれ周波数f1、f2を有して
おり(図3(a)〜(c))、これらの信号が同相で重畳される
タイミングでは加算となり振幅が大きくなるが、逆相で
重畳されるタイミングでは減算となり振幅が小さくなる
ので、2つの信号s1、s2の重畳信号は図3(d)に示される
ように振幅最大値が時間的に変動した波形となる。
FIG. 3 is a conceptual diagram illustrating a composite waveform relating to a plurality of channel signals at the input of the AGC circuit 107.
This figure shows an example in which two channel signals having the same amplitude level are input for the sake of simplicity.
These two signals s1 and s2 have frequencies f1 and f2, respectively (FIGS. 3A to 3C), and when these signals are superimposed in the same phase, the signals become added and the amplitude becomes large, but the opposite occurs. Since the amplitude is reduced due to the subtraction at the timing of superimposition in the phase, the superimposed signal of the two signals s1 and s2 has a waveform in which the maximum amplitude value temporally fluctuates as shown in FIG.

【0008】[0008]

【発明が解決しようとする課題】しかしながら上述した
ような従来のデジタル受信装置においては以下に示すよ
うな問題点があった。つまり、AGC回路に図3(d)に示さ
れるような重畳信号が入力すると、AGC回路は入力信号
を後段のA/D変換器の動作ダイナミックレンジ内で信号
最大レベルを一定とするように機能する。ところが、周
波数利用効率を向上させるため、例えば、百チャネル程
度にチャネル信号数が増加すると、重畳信号レベルがAG
C回路の飽和レベル(動作ダイナミックレンジ)以上にな
り、波形がクリッピング(波形の先端部がカットされる
現象)される。図4は、このような場合のAGC回路出力に
おける上記重畳信号の波形例を示す図である。この図に
示すように重畳信号は波形歪みを生じ、その結果、周波
数情報(信号情報)が欠落する問題があった。本発明は、
上述した従来のデジタル受信装置に関する問題を解決す
るためになされたもので、使用するチャネル信号数が増
加してもAGC回路(或いは、後段のA/D変換器)出力におい
て、信号波形歪みを補償して信号情報の欠落を防止する
ことが可能なデジタル受信装置を提供することを目的と
する。
However, the conventional digital receiver as described above has the following problems. In other words, when a superimposed signal as shown in Fig. 3 (d) is input to the AGC circuit, the AGC circuit functions to keep the input signal constant at the maximum signal level within the operating dynamic range of the subsequent A / D converter. I do. However, in order to improve the frequency use efficiency, for example, when the number of channel signals increases to about 100 channels, the superimposed signal level becomes AG
When the saturation level (operating dynamic range) of the C circuit is exceeded, the waveform is clipped (a phenomenon in which the leading end of the waveform is cut). FIG. 4 is a diagram illustrating a waveform example of the superimposed signal in the output of the AGC circuit in such a case. As shown in this figure, the superimposed signal causes waveform distortion, and as a result, there is a problem that frequency information (signal information) is lost. The present invention
The purpose of this is to solve the above-mentioned problems related to the conventional digital receiver. Even when the number of channel signals used increases, the signal waveform distortion is compensated at the output of the AGC circuit (or the A / D converter at the subsequent stage). It is another object of the present invention to provide a digital receiving apparatus capable of preventing loss of signal information.

【0009】[0009]

【課題を解決するための手段】上記目的を達成するため
に、本発明に係わるデジタル受信装置の請求項1記載の
発明は、受信した複数のチャネル信号を当該複数のチャ
ネル信号が通過可能なフィルタとAGC回路とを介してA/D
変換器に導き、デジタル信号に変換した後に復調処理を
行うデジタル受信装置において、前記AGC回路の増幅度
を制御する制御信号から当該増幅度の逆数を算出すると
ともに、これに基づき前記AGC回路に入力する前記複数
のチャネル信号を前記A/D変換器の出力において再生し
た。本発明に係わるデジタル受信装置の請求項2記載の
発明は、複数のチャネル信号が入力するAGC回路と第1の
A/D変換器と掛け算器と前記AGC回路の増幅度の逆数を算
出する増幅度逆数算出部と第2のA/D変換器とをループ状
に接続するとともに、前記AGC回路の増幅度を制御する
制御信号を前記第2のA/D変換器を介して前記増幅度逆数
算出部に供給し、前記掛け算器出力において前記AGC回
路に入力する複数のチャネル信号を再生した。
According to a first aspect of the present invention, there is provided a digital receiving apparatus according to the present invention, comprising a filter capable of passing a plurality of channel signals received by the plurality of channel signals. A / D through and AGC circuit
In a digital receiver that performs a demodulation process after converting the signal into a digital signal, the reciprocal of the amplification degree is calculated from a control signal that controls the amplification degree of the AGC circuit, and input to the AGC circuit based on this. The plurality of channel signals to be reproduced were reproduced at the output of the A / D converter. The invention according to claim 2 of the digital receiving apparatus according to the present invention includes an AGC circuit to which a plurality of channel signals are input and a first
An A / D converter, a multiplier, an amplification reciprocal calculator for calculating the reciprocal of the amplification of the AGC circuit and a second A / D converter are connected in a loop, and the amplification of the AGC circuit is adjusted. A control signal to be controlled was supplied to the reciprocal amplification degree calculating section via the second A / D converter, and a plurality of channel signals input to the AGC circuit at the output of the multiplier were reproduced.

【0010】[0010]

【発明の実施の形態】以下、図示した実施の形態例に基
づいて本発明を詳細に説明する。図1は本発明に係わる
デジタル受信装置の実施の形態例を示す機能ブロック図
である。この例に示すデジタル受信装置は、RF帯域通過
フィルタ11を介してアンテナ12に接続した増幅器13の出
力信号をミキサ14に導くとともに、これをローカル信号
発振器15の出力信号により所定の周波数に変換した後、
後述する帯域幅を有するIF帯域通過フィルタ16とAGC回
路17と第1のA/D変換器18とを介して掛け算器19に供給す
る。また、AGC回路17における制御信号17aを第2のA/D変
換器20を介して前記AGC回路の増幅度の逆数を算出し前
記掛け算器19に接続される増幅度逆数算出部21に供給す
るように構成する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Hereinafter, the present invention will be described in detail based on illustrated embodiments. FIG. 1 is a functional block diagram showing an embodiment of a digital receiving apparatus according to the present invention. The digital receiver shown in this example guides the output signal of the amplifier 13 connected to the antenna 12 via the RF band-pass filter 11 to the mixer 14, and converts the output signal to a predetermined frequency by the output signal of the local signal oscillator 15. rear,
The signal is supplied to a multiplier 19 via an IF band-pass filter 16 having a bandwidth to be described later, an AGC circuit 17, and a first A / D converter 18. Also, the control signal 17a in the AGC circuit 17 calculates the reciprocal of the amplification of the AGC circuit via the second A / D converter 20 and supplies the control signal 17a to the amplification reciprocal calculation unit 21 connected to the multiplier 19. The configuration is as follows.

【0011】この例に示すデジタル受信装置は以下のよ
うに機能する。即ち、アンテナ12を介して受信した複数
のチャネル信号を含む高周波アナログ信号を、所要の帯
域幅を有するRF帯域通過フィルタ11により不要成分を除
去するとともに増幅器13により増幅した後、ローカル信
号発振器15とミキサ14とにより所定のIF周波数に周波数
変換してIF通過フィルタ16に供給する。
The digital receiver shown in this example functions as follows. That is, a high-frequency analog signal including a plurality of channel signals received via the antenna 12, after removing unnecessary components by an RF bandpass filter 11 having a required bandwidth and amplifying by an amplifier 13, the local signal oscillator 15 and The frequency is converted to a predetermined IF frequency by the mixer 14 and supplied to the IF pass filter 16.

【0012】IF通過フィルタ16の帯域特性は、図示を省
略した後段の復調処理部におけるDSPのソフトウェア変
更によって実現される各種変調方式に係わる複数のチャ
ネル信号をすべて通過可能なように設定される。信号不
要成分をここで再度除去した後、受信信号をA/D変換器
のダイナミックレンジ範囲内で最大レベルが一定となる
ように制御信号17aに基づきAGC回路17の増幅度gを制御
するとともに、A/D変換器18によりデジタル信号に変換
して掛け算器19に供給する。
The band characteristic of the IF pass filter 16 is set so that it can pass all of a plurality of channel signals related to various modulation schemes realized by software modification of a DSP in a demodulation processing unit (not shown). After removing the signal unnecessary component again here, while controlling the amplification g of the AGC circuit 17 based on the control signal 17a so that the maximum level of the received signal is constant within the dynamic range of the A / D converter, The signal is converted into a digital signal by the A / D converter 18 and supplied to the multiplier 19.

【0013】上述したようにAGC回路17の制御信号17a
は、当該AGC回路の増幅度gを制御するものであり、従っ
て増幅度gに係わる情報を有しており、この制御信号17a
を第2のA/D変換器20を介してデジタル信号に変換した
後、前記増幅度gの情報に基づき増幅度逆数算出部21に
おいて前記AGC回路17の増幅度gに係わる逆数1/gを算出
し掛け算器19に供給する。AGC回路17の入力における信
号Sinは、AGC回路の出力においてg・Sinとなり、受信チ
ャネル信号数が多い場合は図4に示すような歪み波形と
なるが、後段の掛け算器19において1/gが掛け算される
ので、掛け算器19の出力には歪みの無いSinが再生さ
れ、従って、信号情報の欠落を防止することができる。
As described above, the control signal 17a of the AGC circuit 17
Controls the amplification degree g of the AGC circuit, and therefore has information relating to the amplification degree g.
Is converted to a digital signal via the second A / D converter 20, and then based on the information of the amplification g, the reciprocal 1 / g relating to the amplification g of the AGC circuit 17 is calculated by the amplification reciprocal calculating unit 21 based on the information of the amplification g. The calculated value is supplied to the multiplier 19. The signal Sin at the input of the AGC circuit 17 becomes gSin at the output of the AGC circuit, and when the number of received channel signals is large, the waveform becomes a distortion waveform as shown in FIG. 4, but 1 / g is calculated by the multiplier 19 at the subsequent stage. Since the multiplication is performed, Sin without distortion is reproduced at the output of the multiplier 19, and therefore, loss of signal information can be prevented.

【0014】要するに、本発明のデジタル受信装置は、
AGC回路の制御信号に基づき当該AGC回路における増幅度
gの逆数1/gを算出し、これをAGC回路を介して入力信号
がg倍されたA/D変換器の出力信号と掛け算することによ
り、AGC回路の入力信号を再生したものである。従っ
て、この再生信号にはAGC回路の信号レベル制御に係わ
る波形歪みは無く、その結果、信号情報の欠落もない。
[0014] In short, the digital receiving device of the present invention comprises:
Amplification degree in the AGC circuit based on the control signal of the AGC circuit
The input signal of the AGC circuit is reproduced by calculating the reciprocal 1 / g of g and multiplying this by the output signal of the A / D converter whose input signal has been multiplied by g through the AGC circuit. Therefore, the reproduced signal does not have a waveform distortion related to the signal level control of the AGC circuit, and as a result, does not lose signal information.

【0015】[0015]

【発明の効果】本発明は以上説明したようにAGC回路の
制御信号から当該AGC回路の増幅度の逆数1/gを別途算出
し、これをAGC回路後段に配置するA/D変換器の出力信号
に掛け算することにより、AGC回路の入力信号をA/D変換
器出力において再生したので、受信チャネル数に無関係
にAGC回路の信号レベル制御に係わる波形歪みが無く、
従って、信号情報(周波数情報)の欠落が無い複数のチャ
ネル信号を再生できるデジタル受信装置を実現する上で
著効を奏す。
As described above, according to the present invention, the reciprocal 1 / g of the amplification degree of the AGC circuit is separately calculated from the control signal of the AGC circuit, and the reciprocal 1 / g is calculated from the output of the A / D converter arranged at the subsequent stage of the AGC circuit. By multiplying the signal, the input signal of the AGC circuit was reproduced at the output of the A / D converter, so there was no waveform distortion related to the signal level control of the AGC circuit regardless of the number of reception channels.
Therefore, the present invention is very effective in realizing a digital receiver capable of reproducing a plurality of channel signals without loss of signal information (frequency information).

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明に係わるデジタル受信装置の実施の形態
例を示す機能ブロック図
FIG. 1 is a functional block diagram showing an embodiment of a digital receiving apparatus according to the present invention.

【図2】従来のデジタル受信装置の構成例を示す機能ブ
ロック図
FIG. 2 is a functional block diagram showing a configuration example of a conventional digital receiving device.

【図3】AGC回路の入力における信号波形の概念を説明
する図
FIG. 3 is a diagram for explaining the concept of a signal waveform at an input of an AGC circuit;

【図4】AGC回路の出力における信号波形の概念を説明
する図
FIG. 4 is a view for explaining the concept of a signal waveform at the output of the AGC circuit;

【符号の説明】[Explanation of symbols]

11・・RF帯域通過フィルタ 12・・アンテナ 13・・RFアンプ 14・・ミキサ 15・・ローカル信号発振器 16・・IF帯域通過フィルタ 17・・AGC回路 18・・第1のA/D変換器 19・・掛け算器 20・・第2の掛け算器 21・・AGC回路の増幅度の逆数算出部 11 RF bandpass filter 12 Antenna 13 RF amplifier 14 Mixer 15 Local signal oscillator 16 IF bandpass filter 17 AGC circuit 18 First A / D converter 19 ..Multiplier 20..Second multiplier 21..Reciprocal calculator of amplification degree of AGC circuit

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 受信した複数のチャネル信号を当該複数
のチャネル信号が通過可能なフィルタとAGC回路とを介
してA/D変換器に導き、デジタル信号に変換した後に復
調処理を行うデジタル受信装置において、 前記AGC回路の増幅度を制御する制御信号から当該増幅
度の逆数を算出するとともに、これに基づき前記AGC回
路に入力する前記複数のチャネル信号を前記A/D変換器
の出力において再生したことを特徴とするデジタル受信
装置。
1. A digital receiving apparatus for guiding a plurality of received channel signals to an A / D converter via a filter through which the plurality of channel signals can pass and an AGC circuit, converting the signals into digital signals, and performing demodulation processing. In, while calculating the reciprocal of the amplification degree from a control signal for controlling the amplification degree of the AGC circuit, based on this, the plurality of channel signals input to the AGC circuit were reproduced at the output of the A / D converter A digital receiver characterized by the above-mentioned.
【請求項2】 複数のチャネル信号が入力するAGC回路
と第1のA/D変換器と掛け算器と前記AGC回路の増幅度の
逆数を算出する増幅度逆数算出部と第2のA/D変換器とを
ループ状に接続するとともに、前記AGC回路の増幅度を
制御する制御信号を前記第2のA/D変換器を介して前記増
幅度逆数算出部に供給し、前記掛け算器出力において前
記AGC回路に入力する複数のチャネル信号を再生したこ
とを特徴とするデジタル受信装置。
2. An AGC circuit to which a plurality of channel signals are input, a first A / D converter, a multiplier, an amplification reciprocal calculator for calculating a reciprocal of the amplification of the AGC circuit, and a second A / D. While connecting the converter and a loop, a control signal for controlling the amplification of the AGC circuit is supplied to the amplification reciprocal calculation unit via the second A / D converter, and the output of the multiplier is A digital receiver, wherein a plurality of channel signals input to the AGC circuit are reproduced.
JP2000360556A 2000-11-28 2000-11-28 Digital receiving device Pending JP2002164755A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000360556A JP2002164755A (en) 2000-11-28 2000-11-28 Digital receiving device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000360556A JP2002164755A (en) 2000-11-28 2000-11-28 Digital receiving device

Publications (1)

Publication Number Publication Date
JP2002164755A true JP2002164755A (en) 2002-06-07

Family

ID=18832136

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000360556A Pending JP2002164755A (en) 2000-11-28 2000-11-28 Digital receiving device

Country Status (1)

Country Link
JP (1) JP2002164755A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1427102A1 (en) * 2002-10-24 2004-06-09 Samsung Electronics Co., Ltd. Apparatus and method for compensating gain of automatic gain controller
JP2008546241A (en) * 2005-05-17 2008-12-18 モトローラ・インコーポレイテッド Digital automatic gain control method and device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1427102A1 (en) * 2002-10-24 2004-06-09 Samsung Electronics Co., Ltd. Apparatus and method for compensating gain of automatic gain controller
US7239856B2 (en) 2002-10-24 2007-07-03 Samsung Electronics Co., Ltd. Apparatus and method for compensating gain of an automatic gain controller
JP2008546241A (en) * 2005-05-17 2008-12-18 モトローラ・インコーポレイテッド Digital automatic gain control method and device
JP4820942B2 (en) * 2005-05-17 2011-11-24 モトローラ モビリティ インコーポレイテッド Digital automatic gain control method and device

Similar Documents

Publication Publication Date Title
KR20030017649A (en) Quadrature envelope-sampling of intermediate frequency signal in receiver
JPH1117566A (en) Receiver and its receiving method
JP3122196B2 (en) Wireless communication device
JP3190551B2 (en) Multi-carrier signal processing method and apparatus
US20060246862A1 (en) Local oscillator for a direct conversion transceiver
US5787362A (en) AM removal from FM signal generated by IQ modulator
JP2004147000A (en) Agc system
US20090004987A1 (en) Radio frequency receiving apparatus, radio frequency receiving method, lsi for radio frequency signal and lsi for base band signal
JP2001308730A (en) Digital receiver
JP2002164755A (en) Digital receiving device
US7010063B2 (en) Receiver circuit and method of processing a received signal
JPH08130428A (en) Variable gain amplifier
JPH11261436A (en) Amplifier circuit, and transmission/reception device
JP2000236276A (en) Broadband digital receiver
JP2002217658A (en) Receiver system
EP0519465B1 (en) Satellite television broadcasting receiver
JP3994309B2 (en) Digital receiver
JP4133599B2 (en) Receiving system
KR100339126B1 (en) Circuit for processing baseband signal
KR100438533B1 (en) Image frequency rejection circuit
JP3308491B2 (en) Receiver
JP2002261642A (en) Receiver
JPH07303126A (en) Receiver
US6405026B1 (en) Communication device and method
JPH08340268A (en) Receiver

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20040604

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071127

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20091222

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100316