JP2002149287A - Control apparatus and method for switching its two power supply inputs - Google Patents
Control apparatus and method for switching its two power supply inputsInfo
- Publication number
- JP2002149287A JP2002149287A JP2000348918A JP2000348918A JP2002149287A JP 2002149287 A JP2002149287 A JP 2002149287A JP 2000348918 A JP2000348918 A JP 2000348918A JP 2000348918 A JP2000348918 A JP 2000348918A JP 2002149287 A JP2002149287 A JP 2002149287A
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- power
- input
- turned
- supply input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は、2電源入力を有
し、これを必要に応じて切り替えるよう構成された制御
機器(電子装置)およびその2電源入力の切替方法に関
するものである。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a control device (electronic device) having two power inputs and configured to switch between the two power inputs as needed, and a method of switching the two power inputs.
【0002】[0002]
【従来の技術】図3に従来の制御機器のブロック図を示
す。従来、通常動作時用の第1の電源入力1とRAMバ
ックアップ用の第2の電源入力2とを有した制御機器1
00において、外部スイッチ3をオンからオフに切り替
えた時(電源オフ時)、CPU104に関わりなく、C
PU104に供給するCPU用電源5を通常動作時用の
第1の電源入力1からRAMバックアップ用の第2の電
源入力2に切り替えるようになっていた。具体的には、
電圧監視部6が外部スイッチ3の切り替えによる第1の
電源入力1の電圧変化を監視して、内部スイッチ制御部
10が電圧監視部6の出力(監視結果)に基づいて内部
スイッチ7を切り替え、内部スイッチ7がCPU104
に供給する電源を第1の電源入力1または第2の電源入
力2に切り替えるよう構成されていた。なお、14は外
部の電源である。また、ロジック部13は第1の電源入
力1から供給される電源で動作するようになっている。2. Description of the Related Art FIG. 3 shows a block diagram of a conventional control device. Conventionally, a control device 1 having a first power input 1 for normal operation and a second power input 2 for RAM backup
At 00, when the external switch 3 is switched from on to off (when the power is off), C
The CPU power supply 5 to be supplied to the PU 104 is switched from the first power supply input 1 for normal operation to the second power supply input 2 for RAM backup. In particular,
The voltage monitoring unit 6 monitors the voltage change of the first power supply input 1 due to the switching of the external switch 3, and the internal switch control unit 10 switches the internal switch 7 based on the output (monitoring result) of the voltage monitoring unit 6, Internal switch 7 is CPU 104
Is switched to the first power input 1 or the second power input 2. Reference numeral 14 denotes an external power supply. The logic unit 13 operates with a power supplied from the first power input 1.
【0003】図4に従来の制御機器における電源オフ時
のタイミングチャートを示す。従来、外部スイッチ3が
オン状態からオフ状態に切り替わると、第1の電源入力
1は電圧が降下する。また、電圧監視部6がこの電圧降
下を検出して内部スイッチ7を切り替えるまで、CPU
用電源5も電圧が降下する。ここで、CPU用電源5の
電圧降下が早いと(すなわち、第1の電源入力1の電圧
降下が早いと)、CPU用電源5の電圧がCPU動作可
能電圧の範囲にあるうちに電源オフ時処理をすることが
できなくなってしまう(図4に点線で示す)。そこで、
第1の電源入力1とアースとの間に大容量のコンデンサ
108を接続し、第1の電源入力1の電圧降下を抑える
ようになっていた。FIG. 4 shows a timing chart when a power supply is turned off in a conventional control device. Conventionally, when the external switch 3 switches from the on state to the off state, the voltage of the first power supply input 1 drops. Further, until the voltage monitoring unit 6 detects this voltage drop and switches the internal switch 7, the CPU
The power supply 5 also drops in voltage. Here, if the voltage drop of the CPU power supply 5 is fast (that is, if the voltage drop of the first power supply input 1 is fast), the power supply is turned off while the voltage of the CPU power supply 5 is within the CPU operable voltage range. Processing cannot be performed (shown by a dotted line in FIG. 4). Therefore,
A large-capacity capacitor 108 is connected between the first power input 1 and the ground to suppress the voltage drop of the first power input 1.
【0004】[0004]
【発明が解決しようとする課題】しかしながら、このよ
うな従来の技術では、電源オフ時処理の時間を確保する
ため、アルミ電界コンデンサ等の大容量の電圧降下抑制
用コンデンサ108を必要とし、制御機器を小型化およ
び低コスト化することができないという問題があった。
また、電源オフ時処理の時間の確保が電圧降下抑制用コ
ンデンサ108の温度特性や信頼性に左右されてしま
い、制御機器の信頼性を確保することが困難であるとい
う問題があった。However, in such a conventional technique, a large-capacity voltage drop suppressing capacitor 108 such as an aluminum electrolytic capacitor is required in order to secure time for power-off processing. There is a problem that the size and cost cannot be reduced.
In addition, there is a problem that it is difficult to secure the reliability of the control device because the securing of the time of the power-off processing depends on the temperature characteristics and the reliability of the voltage drop suppressing capacitor 108.
【0005】本発明はこのような問題を解決するために
なされたもので、電圧降下抑制用コンデンサを不要にし
て小型化、低コスト化をすることができるとともに、電
源オフ時処理の時間を確実に確保して電源オフ時処理の
信頼性を向上させることができる制御機器およびその2
電源入力の切替方法を提供するものである。SUMMARY OF THE INVENTION The present invention has been made to solve such a problem, and can reduce the size and cost by eliminating the need for a capacitor for suppressing a voltage drop. Control device capable of improving the reliability of the process at the time of power-off by securing the power supply and the second method
A method of switching power input is provided.
【0006】[0006]
【課題を解決するための手段】本発明の制御機器は、外
部の切替手段により通電がオンまたはオフされる通常動
作時用の第1の電源入力と、常時通電したメモリバック
アップ用の第2の電源入力と、前記第1の電源入力の通
電がオフされたときに電源オフ時処理を実行する制御手
段とを有し、前記制御手段は、前記第1の電源入力の通
電がオフされたことを検出し、自らへの電源入力を前記
第1の電源入力から前記第2の電源入力に切り替えさせ
た後、前記電源オフ時処理を実行する構成を有してい
る。この構成により、電圧降下抑制用コンデンサを不要
にして小型化、低コスト化をすることができるととも
に、電源オフ時処理の時間を確実に確保して電源オフ時
処理の信頼性を向上させることができることとなる。A control device according to the present invention comprises a first power input for normal operation in which power is turned on or off by an external switching means, and a second power supply for memory backup which is always energized. A power supply input; and control means for executing power-off processing when power supply to the first power supply input is turned off, wherein the control means is configured to turn off power supply to the first power supply input. And switches the power input to itself from the first power input to the second power input, and then executes the power-off processing. With this configuration, it is possible to reduce the size and cost by eliminating the need for a capacitor for suppressing a voltage drop, and it is also possible to reliably secure the power-off processing time and improve the reliability of the power-off processing. You can do it.
【0007】[0007]
【発明の実施の形態】以下、本発明の実施の形態につい
て、図面を用いて説明する。Embodiments of the present invention will be described below with reference to the drawings.
【0008】図1は本発明に係る制御機器の一実施形態
を示すブロック図である。図1において、制御機器(電
子装置)20は、第1の電源入力1と第2の電源入力2
と、第1の電源入力1の電圧を監視し、外部スイッチ3
がオンとなって第1の電源入力1の電圧が昇圧したこと
を検出する電圧監視部6と、内部スイッチ7の切り替え
を制御する内部スイッチ制御部10と、CPU用電源5
を第1の電源入力1からの供給にするか第2の電源入力
2からの供給にするか切り替える内部スイッチ7と、通
常は第1の電源入力1から電源供給を受けて制御機器2
0内の各部および制御機器20に接続された各部(図示
せず)を制御するCPU4と、第1の電源入力1から電
源供給を受けるロジック部13を有している。また、C
PU4は、通常は第1の電源入力1から電源供給を受け
るとともに、第1の電源入力1の電圧を監視し、第1の
電源入力1の電圧が降下したこと(第1の電源入力1の
通電がオフされたこと)を検出したとき、電源入力切替
要求信号9を用いてCPU4自らへの電源入力を第1の
電源入力1から第2の電源入力2に切り替えるよう内部
スイッチ制御部10に要求し、その後電源オフ時処理を
実行した後に低消費電流切替要求信号11を用いて自ら
低消費電流状態に切り替わるようになっている。なお、
CPU4の電源オフ時処理とは、外部スイッチ3がオフ
されてからCPU4が実行する処理をいい、例えば、R
AM退避処理である。FIG. 1 is a block diagram showing one embodiment of a control device according to the present invention. In FIG. 1, a control device (electronic device) 20 includes a first power input 1 and a second power input 2.
Monitor the voltage of the first power supply input 1 and
Is turned on, the voltage monitoring unit 6 detects that the voltage of the first power supply input 1 has increased, the internal switch control unit 10 that controls the switching of the internal switch 7, and the CPU power supply 5.
Switch 7 for switching between power supply from the first power supply input 1 and power supply from the second power supply input 2, and a control device 2 which normally receives power supply from the first power supply input 1
The control unit 20 includes a CPU 4 that controls each unit (not shown) connected to the control device 20 and a logic unit 13 that receives power supply from the first power input 1. Also, C
The PU 4 normally receives power supply from the first power supply input 1 and monitors the voltage of the first power supply input 1 to determine that the voltage of the first power supply input 1 has dropped (the first power supply input 1 When it is detected that the power supply has been turned off, the internal switch control unit 10 switches the power input to the CPU 4 itself from the first power input 1 to the second power input 2 using the power input switching request signal 9. After that, the power-off process is performed, and then the low-current-consumption state is switched by itself using the low-current-consumption switching request signal 11. In addition,
The power-off process of the CPU 4 refers to a process executed by the CPU 4 after the external switch 3 is turned off.
This is an AM save process.
【0009】図2は本発明に係る制御機器の一実施形態
における電源オフ時のタイミングチャートである。図2
において、外部スイッチ3がオン状態からオフ状態に切
り替わると、第1の電源入力1は電圧が降下する。CP
U4は、この第1の電源入力1の電圧降下を自ら検出し
(第1の電源入力の通電がオフされたことを自ら検出
し)、電源入力切替要求信号9により内部スイッチ制御
部10にCPU4への電源入力を第1の電源入力1から
第2の電源入力2に切り替えるよう要求し、内部スイッ
チ7は電源入力を第1の電源入力1から常時通電状態に
ある第2の電源入力2に切り替える。したがって、CP
U用電源5の電圧は安定したものとなる。次に、CPU
4は電源オフ時処理を行う。T16は電源オフ時処理を
行う時間である。CPU4は、電源オフ時処理が終了す
ると低消費電流切替要求信号11により自ら低消費電流
状態に切り替わる。FIG. 2 is a timing chart when the power is turned off in one embodiment of the control device according to the present invention. FIG.
, When the external switch 3 is switched from the ON state to the OFF state, the voltage of the first power supply input 1 drops. CP
U4 detects the voltage drop of the first power supply input 1 by itself (it detects that the power supply of the first power supply input is turned off), and sends the CPU 4 to the internal switch control unit 10 by the power supply input switching request signal 9. The internal switch 7 switches the power input from the first power input 1 to the second power input 2 which is always energized, from the first power input 1 to the second power input 2. Switch. Therefore, CP
The voltage of the U power supply 5 becomes stable. Next, CPU
Reference numeral 4 performs power-off processing. T16 is a time for performing the power-off process. When the power-off process ends, the CPU 4 switches to the low current consumption state by the low current consumption switching request signal 11.
【0010】[0010]
【発明の効果】本発明によれば、電圧降下抑制用コンデ
ンサを不要にして小型化、低コスト化をすることができ
るとともに、電源オフ時処理の時間を確実に確保して電
源オフ時処理の信頼性を向上させることができる制御機
器およびその2電源入力の切替方法を提供することがで
きる。According to the present invention, it is possible to reduce the size and cost by eliminating the need for a capacitor for suppressing a voltage drop, and to ensure the time for power-off processing to ensure the power-off processing. It is possible to provide a control device capable of improving reliability and a method of switching between two power supply inputs.
【図1】本発明に係る制御機器の一実施形態を示すブロ
ック図FIG. 1 is a block diagram showing an embodiment of a control device according to the present invention.
【図2】本発明に係る制御機器の一実施形態における電
源オフ時のタイミングチャートFIG. 2 is a timing chart when the power is turned off in one embodiment of the control device according to the present invention.
【図3】従来の制御機器のブロック図FIG. 3 is a block diagram of a conventional control device.
【図4】従来の制御機器における電源オフ時のタイミン
グチャートFIG. 4 is a timing chart when a power supply is turned off in a conventional control device.
1 第1の電源入力 2 第2の電源入力 3 外部スイッチ(外部の切替手段) 4 CPU(制御手段) 5 CPU用電源 6 電圧監視部 7 内部スイッチ 9 電源入力切替要求信号 10 内部スイッチ制御部 11 低消費電流切替要求信号 13 ロジック部 14 電源 20 制御機器(電子装置) REFERENCE SIGNS LIST 1 first power input 2 second power input 3 external switch (external switching means) 4 CPU (control means) 5 CPU power supply 6 voltage monitoring unit 7 internal switch 9 power input switching request signal 10 internal switch control unit 11 Low current consumption switching request signal 13 Logic section 14 Power supply 20 Control device (electronic device)
Claims (2)
オフされる通常動作時用の第1の電源入力と、常時通電
したメモリバックアップ用の第2の電源入力と、前記第
1の電源入力の通電がオフされたときに電源オフ時処理
を実行する制御手段とを有し、前記制御手段は、前記第
1の電源入力の通電がオフされたことを検出し、自らへ
の電源入力を前記第1の電源入力から前記第2の電源入
力に切り替えさせた後、前記電源オフ時処理を実行する
ことを特徴とする制御機器。1. A first power supply input for normal operation in which power supply is turned on or off by an external switching means, a second power supply input for memory backup which is always energized, and a first power supply input for the first power supply input. Control means for executing power-off processing when power is turned off, wherein the control means detects that power supply to the first power input has been turned off, and switches the power input to itself to A control device for executing the power-off processing after switching from a first power input to the second power input.
オフされる通常動作時用の第1の電源入力と、常時通電
したメモリバックアップ用の第2の電源入力と、前記第
1の電源入力の通電がオフされたときに電源オフ時処理
を実行する制御手段とを有した制御機器において、前記
制御手段が前記第1の電源入力の通電がオフされたこと
を検出し、前記制御手段が自らへの電源入力を前記第1
の電源入力から前記第2の電源入力に切り替えさせた
後、前記制御手段が前記電源オフ時処理を実行すること
を特徴とする2電源入力の切替方法。2. A first power supply input for normal operation in which energization is turned on or off by an external switching means, a second power supply input for memory backup which is always energized, and a first power supply input for the first power supply. Control means for executing power-off processing when power is turned off, wherein the control means detects that power supply to the first power supply input has been turned off, and Power input to the first
The method of switching between two power inputs, wherein the control means executes the power-off processing after switching from the power input to the second power input.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000348918A JP2002149287A (en) | 2000-11-16 | 2000-11-16 | Control apparatus and method for switching its two power supply inputs |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000348918A JP2002149287A (en) | 2000-11-16 | 2000-11-16 | Control apparatus and method for switching its two power supply inputs |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2002149287A true JP2002149287A (en) | 2002-05-24 |
Family
ID=18822409
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2000348918A Pending JP2002149287A (en) | 2000-11-16 | 2000-11-16 | Control apparatus and method for switching its two power supply inputs |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2002149287A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2013065136A1 (en) * | 2011-11-01 | 2015-04-02 | 富士通株式会社 | Power supply switching device, power supply unit, and computer system |
-
2000
- 2000-11-16 JP JP2000348918A patent/JP2002149287A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2013065136A1 (en) * | 2011-11-01 | 2015-04-02 | 富士通株式会社 | Power supply switching device, power supply unit, and computer system |
US9419434B2 (en) | 2011-11-01 | 2016-08-16 | Fujitsu Limited | Power switching apparatus, power supply unit, and computer system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109421542B (en) | High-voltage power-down method for electric automobile | |
US9582064B2 (en) | Information processing apparatus capable of being instructed to power off by a command from external apparatus, method of controlling the same, and storage medium | |
JP2001526875A (en) | Data transmission system | |
WO2023024846A1 (en) | Method for determining transfer-by-switch duration, timing control method and apparatus, and power supply system | |
JP2001103740A (en) | Power source circuit | |
JP2004528798A (en) | Power supply architecture with power-on and power-off control sequences | |
JP2003029881A (en) | Reset device for micro-controller | |
JP3794564B2 (en) | Power control device | |
JP2002149287A (en) | Control apparatus and method for switching its two power supply inputs | |
JP2002341978A (en) | Electronic controller | |
JP3711849B2 (en) | Microcomputer | |
CN111341242A (en) | Circuit driving system, driving chip and display device | |
KR100784694B1 (en) | Power consumption reduction circuit for television and method thereof | |
JPH1115540A (en) | Semiconductor integrated circuit | |
JP6044462B2 (en) | Switch current control device | |
TWI774320B (en) | Chip structure and chip function control method | |
JPH11239690A (en) | Power source switching device of washing machine and control device | |
WO2023136158A1 (en) | In-vehicle system, management device, and management method | |
JPH11327705A (en) | Information processor | |
JP2798060B2 (en) | Power control circuit | |
JP2005045985A (en) | Back-up power supply device and back-up power supply method | |
JP2000139027A (en) | Device for releasing power saving function | |
JP2002210095A (en) | Power source cut off processing apparatus and method | |
KR20060069986A (en) | Heating control method of car air conditioner using ptc heater | |
JP2003345671A (en) | Memory mixedly mounted semiconductor circuit |