JP2001217703A - Dc signal receiving circuit - Google Patents

Dc signal receiving circuit

Info

Publication number
JP2001217703A
JP2001217703A JP2000022526A JP2000022526A JP2001217703A JP 2001217703 A JP2001217703 A JP 2001217703A JP 2000022526 A JP2000022526 A JP 2000022526A JP 2000022526 A JP2000022526 A JP 2000022526A JP 2001217703 A JP2001217703 A JP 2001217703A
Authority
JP
Japan
Prior art keywords
circuit
signal
signal receiving
input
series
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000022526A
Other languages
Japanese (ja)
Inventor
Masayoshi Sakai
坂井  正善
Toshihito Shirai
白井  稔人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Signal Co Ltd
Original Assignee
Nippon Signal Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Signal Co Ltd filed Critical Nippon Signal Co Ltd
Priority to JP2000022526A priority Critical patent/JP2001217703A/en
Publication of JP2001217703A publication Critical patent/JP2001217703A/en
Pending legal-status Critical Current

Links

Landscapes

  • Electronic Switches (AREA)
  • Dc Digital Transmission (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a DC signal receiving circuit capable of generating a pair of fail-safe two-wire type signals by receiving a DC input signal and suitable for receiving a long-distance transmitting signal. SOLUTION: When the side of an input terminal A is positively polarized and the side of an input terminal B is negatively polarized, in synchronism with the ON/OFF of an optically coupled bidirectional switch 11 corresponding to a pulse signal CK1 of a signal generator 31, an AC signal y1 is generated from a photocoupler PC1 and a rectified output S1 is generated from a rectifier circuit 21. When the side of the input terminal A is negatively polarized and the side of the input terminal B is positively polarized, synchronously with the ON/OFF of the optically coupled bidirectional switch 11, an AC signal y2 is generated from another photocoupler PC2 and a rectified output S2 is generated from a rectifier circuit 22.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、双対な2線形信号
を発生する直流信号受信回路に関し、特に、長距離から
の伝送信号を受信する場合に好適な直流信号受信回路に
関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a DC signal receiving circuit for generating a dual bilinear signal, and more particularly to a DC signal receiving circuit suitable for receiving a transmission signal from a long distance.

【0002】[0002]

【従来の技術】入力信号を受信して双対な2線形信号を
出力する受信回路例としては、例えば本出願人から先に
提案された特開平6−84088号公報の図1等で開示
されたものがある。
2. Description of the Related Art An example of a receiving circuit which receives an input signal and outputs a dual bilinear signal is disclosed in, for example, FIG. 1 of Japanese Patent Application Laid-Open No. 6-84088 previously proposed by the present applicant. There is something.

【0003】この回路は、互いに連動するノーマルクロ
ーズ接点とノーマルオープン接点をそれぞれ有する2つ
のスイッチと、これら2つのスイッチを介してパルス信
号源に接続し電流の順方向が互いに逆方向になるように
並列接続した発光素子を有する2つのフォトカプラと、
各フォトカプラからの出力に基づいて2つの出力端子か
ら双対の2線形信号を出力する出力部とを備える。
This circuit comprises two switches each having a normally closed contact and a normally open contact interlocked with each other, and connected to a pulse signal source via these two switches so that the forward directions of the currents are opposite to each other. Two photocouplers having light emitting elements connected in parallel;
An output unit that outputs dual bilinear signals from two output terminals based on the output from each photocoupler.

【0004】動作を説明すると、両スイッチのノーマル
クローズ接点をONした時とノーマルオープン接点をO
Nした時とで、パルス信号源の入力極性が反転し入力電
流の流れる方向が逆になり、一方のフォトカプラから出
力が発生する時は他方のフォトカプラからは出力が発生
しない。これにより、双対の関係を有する2つの出力が
得られ、このような2つの出力信号を双対な2線形信号
と呼ぶ。上記回路は、フォトカプラの発光素子を電流の
順方向が互いに逆方向になるよう並列接続して整流専用
ダイオードを省略することで、双対2線形信号を生成す
る受信回路の簡素化を図っている。
[0004] The operation will be described. When the normally closed contacts of both switches are turned on, and when the normally open contact is set to O
When N is reached, the input polarity of the pulse signal source is inverted and the direction of the input current is reversed. When an output is generated from one photocoupler, no output is generated from the other photocoupler. As a result, two outputs having a dual relationship are obtained, and such two output signals are referred to as a dual bilinear signal. The above circuit simplifies a receiving circuit that generates a dual dual linear signal by connecting the light emitting elements of the photocoupler in parallel so that the forward directions of the currents are opposite to each other and omitting a rectifying diode. .

【0005】そして、フェールセーフな双対2線形信号
とするには、フォトカプラの発光素子等に短絡等、回路
内に故障が発生した場合、入力信号が入力した時にはそ
の際の入力信号極性で本来発生すべき出力信号が発生せ
ず、入力信号が入力しない時には両出力信号が発生しな
い構成にする必要がある。このため、前述の回路では、
入力信号にパルス信号を用いることでフェールセーフな
双対2線形信号を発生させている。
In order to obtain a fail-safe dual-two linear signal, when a failure occurs in a circuit such as a short circuit in a light emitting element of a photocoupler or the like, when an input signal is inputted, the polarity of the input signal at that time is originally determined. When no output signal to be generated is generated and no input signal is input, it is necessary to have a configuration in which both output signals are not generated. Therefore, in the circuit described above,
By using a pulse signal as an input signal, a fail-safe dual 2-linear signal is generated.

【0006】[0006]

【発明が解決しようとする課題】しかしながら、上述の
回路では、フェールセーフ信号処理を実現するために、
入力信号源としてパルス(交流)信号源を用いて交流信
号を供給する構成としている。しかし、交流信号を供給
する構成では、伝送ラインが長いと信号の減衰が大き
く、信号源からの信号を長距離伝送して受信回路に伝送
する場合には問題である。
However, in the above-described circuit, in order to realize fail-safe signal processing,
An AC signal is supplied by using a pulse (AC) signal source as an input signal source. However, in the configuration for supplying an AC signal, if the transmission line is long, the signal is greatly attenuated. This is a problem when the signal from the signal source is transmitted over a long distance to the receiving circuit.

【0007】本発明は上記問題点に着目してなされたも
ので、直流の入力信号を受信してフェールセーフな双対
2線形信号を発生できる、長距離伝送信号の受信に好適
な直流信号受信回路を提供することを目的とする。
SUMMARY OF THE INVENTION The present invention has been made in view of the above problems, and is a DC signal receiving circuit suitable for receiving long-distance transmission signals, capable of receiving a DC input signal and generating a fail-safe dual 2-linear signal. The purpose is to provide.

【0008】[0008]

【課題を解決するための手段】上記の目的を達成するた
め、本発明の請求項1の直流受信回路は、第1フォトカ
プラの発光素子と第2フォトカプラの発光素子を、電流
入力の順方向が互いに逆となるよう並列接続し、前記発
光素子の並列回路を一対の入力端子に直列接続し、前記
一対の入力端子に入力する直流信号の極性切換えによ
り、前記第1及び第2フォトカプラの受光素子側から双
対の信号を出力すると共に、交流信号の入力でON/O
FFする第1スイッチ手段を備えて構成した信号受信部
を有し、前記第1スイッチ手段をON/OFF制御して
前記信号受信部の前記並列回路に流れる電流を通電/遮
断する構成とした。
In order to achieve the above object, a DC receiving circuit according to a first aspect of the present invention provides a light emitting element of a first photocoupler and a light emitting element of a second photocoupler in the order of current input. The first and second photocouplers are connected in parallel so that the directions are opposite to each other, the parallel circuit of the light emitting elements is connected in series to a pair of input terminals, and the polarity of a DC signal input to the pair of input terminals is switched. Output a dual signal from the light receiving element side, and input / output an AC signal to turn ON / O
A signal receiving unit including a first switch unit that performs FF is provided, and the current flowing through the parallel circuit of the signal receiving unit is turned on / off by controlling ON / OFF of the first switch unit.

【0009】かかる構成では、入力端子から直流信号が
入力し、その時の電流方向が第1フォトカプラの発光素
子の順方向であればこの発光素子に電流が流れる。この
電流を第1スイッチ手段をON/OFF制御して通電/
遮断することで、第1フォトカプラの受光素子側から交
流の出力が発生し、第2フォトカプラからは出力が発生
しない。入力端子に入力する直流信号の+/−の極性が
逆になると、第2フォトカプラの発光素子に電流が流
れ、第1スイッチ手段のON/OFF動作により第2フ
ォトカプラから交流の出力が発生し、第1フォトカプラ
からは出力が発生しない。
In this configuration, a DC signal is input from the input terminal, and if the current direction at that time is the forward direction of the light emitting element of the first photocoupler, a current flows through this light emitting element. This current is controlled by turning on / off the first switch means,
By shutting off, an AC output is generated from the light receiving element side of the first photocoupler, and no output is generated from the second photocoupler. When the +/- polarity of the DC signal input to the input terminal is reversed, a current flows through the light emitting element of the second photocoupler, and an AC output is generated from the second photocoupler by ON / OFF operation of the first switch means. However, no output is generated from the first photocoupler.

【0010】請求項2の発明は、前記信号受信部と並列
に電力消費回路を設け、前記第1スイッチ手段の電流遮
断動作時に、前記電力消費回路で直流電流を消費する構
成とした。
According to a second aspect of the present invention, a power consuming circuit is provided in parallel with the signal receiving unit, and the power consuming circuit consumes a direct current when the first switch means interrupts the current.

【0011】かかる構成では、信号受信部の第1スイッ
チ手段がOFFの時には、電力消費回路側に直流電流が
流れ込む。これにより、信号受信部の入力インピーダン
スを実質的に低くでき、入力する直流電流を増加するこ
となく伝送路に侵入する電磁ノイズの影響を排除できる
ようになり、信号受信部の第1及び第2フォトカプラの
素子寿命を延ばせるようになる。
In this configuration, when the first switch means of the signal receiving unit is off, a direct current flows into the power consumption circuit. As a result, the input impedance of the signal receiving unit can be substantially reduced, and the influence of electromagnetic noise entering the transmission line can be eliminated without increasing the input direct current, and the first and second signals of the signal receiving unit can be eliminated. The element life of the photocoupler can be extended.

【0012】請求項3のように、前記電力消費回路は、
入力する直流信号をレベル検定し、信号レベルが所定レ
ベルで回路正常の時に動作正常を示す機能確認信号を出
力する構成とする。具体的には、請求項4のように、入
力端子間に第1及び第2抵抗と交流信号の入力で前記第
1スイッチ手段と相補の関係でON/OFFする第2ス
イッチ手段を直列接続し、前記第2抵抗と第2スイッチ
手段の直列回路に、前記第2スイッチ手段のON時の印
加電圧より高く前記第2スイッチ手段のOFF時の印加
電圧より低いツェナー電圧を有するツェナーダイオード
と第3及び第4抵抗を並列接続し、前記第1及び第2抵
抗と第2スイッチ手段の直列回路及びツェナーダイオー
ドと第3及び第4抵抗の直列回路と並列に、第5抵抗と
第3フォトカプラの発光素子とトランジスタの直列回路
を接続し、前記第3及び第4抵抗の中間点に前記トラン
ジスタのベース端子を接続し、前記第3フォトカプラの
受光素子側から前記機能確認信号を出力する構成とす
る。
According to a third aspect of the present invention, the power consuming circuit includes:
The input DC signal is level-tested, and when the signal level is a predetermined level and the circuit is normal, a function confirmation signal indicating normal operation is output. Specifically, a second switch means which is turned on / off in a complementary relationship with the first switch means by inputting a first and second resistor and an AC signal is connected in series between the input terminals. A series circuit of the second resistor and the second switch means, a third zener diode having a zener voltage higher than the applied voltage when the second switch means is on and lower than the applied voltage when the second switch means is off; And a fourth resistor connected in parallel, and a fifth resistor and a third photocoupler are connected in parallel with the series circuit of the first and second resistors and the second switch means and the series circuit of the Zener diode and the third and fourth resistors. A series circuit of a light emitting element and a transistor is connected, a base terminal of the transistor is connected to an intermediate point between the third and fourth resistors, and the function confirmation signal is output from a light receiving element side of the third photocoupler. Configuration to that.

【0013】かかる構成では、第1スイッチ手段がON
し信号受信部に電流が流れている時は、第2スイッチ手
段がOFFし、ツェナーダイオードにツェナー電圧より
高い電圧が印加してONし、トランジスタがON状態と
なり、第3フォトカプラの受光素子側から動作正常を示
す機能確認信号が発生する。第1スイッチがOFFし信
号受信部に電流が流れていない時は、第2スイッチ手段
がONし、ツェナー電圧より低い第1抵抗と第2抵抗の
分圧がツェナーダイオードに印加し、トランジスタがO
FF状態となり、第3フォトカプラの受光素子側から出
力は発生しない。そして、電力消費回路の各素子のどれ
かが故障した時も第3フォトカプラの受光素子側から出
力は発生しない。このように、電力消費回路の故障時や
正常レベルの直流信号の入力がない時に電力消費回路の
出力が停止するので、電力消費回路の出力停止により信
号受信部の出力信号の伝達を停止すれば、入力信号のな
い状態で信号受信部から発生する誤りの出力による誤動
作を防止できるようになる。
In such a configuration, the first switch means is turned on.
When a current is flowing through the signal receiving unit, the second switch means is turned off, a voltage higher than the zener voltage is applied to the zener diode, and the transistor is turned on. Generates a function confirmation signal indicating normal operation. When the first switch is turned off and no current flows in the signal receiving section, the second switch means is turned on, and a divided voltage of the first resistor and the second resistor, which is lower than the Zener voltage, is applied to the Zener diode, and the transistor is turned on.
The state becomes the FF state, and no output is generated from the light receiving element side of the third photocoupler. Then, even when one of the elements of the power consumption circuit fails, no output is generated from the light receiving element side of the third photocoupler. In this way, the output of the power consuming circuit stops when the power consuming circuit fails or when there is no input of a normal level DC signal, so that the transmission of the output signal of the signal receiving unit is stopped by stopping the output of the power consuming circuit. In addition, it is possible to prevent malfunction due to output of an error generated from the signal receiving unit in the absence of an input signal.

【0014】請求項5のように、前記第2スイッチ手段
に入力する交流信号と前記第1スイッチ手段に入力する
交流信号を同一の交流信号源から供給する構成とすれ
ば、信号受信部と電力消費回路の動作を容易に同期でき
る。
According to a fifth aspect of the present invention, an AC signal input to the second switch means and an AC signal input to the first switch means are supplied from the same AC signal source. The operation of the consumer circuit can be easily synchronized.

【0015】請求項6のように、前記信号受信部の消費
電流値と前記電力消費回路の消費電流値の加算値が常に
略一定となるよう構成する。具体的には、請求項7のよ
うに、前記電力消費回路と前記信号受信部を同一の構成
とし、前記信号受信部と電力消費回路のスイッチ手段
に、互いに相補の関係の交流信号を供給する構成とする
とよい。これにより、受信回路に流れる電流値を常に一
定にでき、信号ラインに流れる電流値変化による信号ラ
インへの悪影響を回避できるようになる。
According to a sixth aspect of the present invention, the sum of the current consumption of the signal receiving unit and the current consumption of the power consumption circuit is always substantially constant. Specifically, the power consuming circuit and the signal receiving unit have the same configuration, and alternating signals having a complementary relationship to each other are supplied to the switch unit of the signal receiving unit and the power consuming circuit. It is good to have composition. As a result, the value of the current flowing through the receiving circuit can be kept constant, and the adverse effect on the signal line due to the change in the value of the current flowing through the signal line can be avoided.

【0016】請求項8のように、互いに順方向が向き合
うように直列接続した入力信号レベル検定用の一対のツ
ェナーダイオードを、前記信号受信部及び電力消費回路
の各並列回路に直列接続するか、請求項9のように、前
記信号受信部及び電力消費回路の各出力を、それぞれレ
ベル検定するレベル検定回路を備える構成とすれば、入
力信号をレベル検定できるようになる。
According to another aspect of the present invention, a pair of zener diodes for input signal level verification connected in series so that their forward directions face each other are connected in series to each parallel circuit of the signal receiving unit and the power consumption circuit. According to a ninth aspect of the present invention, if the output of the signal receiving unit and the power consumption circuit is configured to have a level test circuit for performing a level test, the input signal can be level tested.

【0017】請求項10のように、前記一対の入力端子
に接続する直流信号の伝送ラインに、ツェナーダイオー
ドとスイッチの直列回路を偶数個直列に介装し、前記偶
数の直列回路の半分は、ツェナーダイオードの順方向の
向きが残りの直列回路のツェナーダイオードの順方向の
向きと反対とする構成にすれば、受信回路に入力する直
流信号をレベル検定することで、伝送ラインの短絡故障
が検出可能で伝送ラインの施行が正しく行われたか否か
をチェックできるようになる。しかも、ツェナーダイオ
ードの順方向を全て同一方向に接続する場合に比べて同
一のレベル検定条件で伝送ラインに介装できる直列回路
数を倍にできるようになる。
According to a tenth aspect of the present invention, an even number of zener diode and switch series circuits are interposed in series on a DC signal transmission line connected to the pair of input terminals, and half of the even number series circuits are: With a configuration in which the forward direction of the Zener diode is opposite to the forward direction of the Zener diode in the remaining series circuit, the DC signal input to the receiving circuit is level-tested to detect a short-circuit fault in the transmission line. It is possible to check whether or not the transmission line has been correctly implemented. Moreover, the number of series circuits that can be interposed in the transmission line under the same level test condition can be doubled as compared with the case where all the forward directions of the Zener diodes are connected in the same direction.

【0018】[0018]

【発明の実施の形態】以下、本発明の実施形態を図面に
基づいて説明する。図1及び図2に、本発明に係る直流
信号受信回路の第1実施形態を示す。
Embodiments of the present invention will be described below with reference to the drawings. 1 and 2 show a first embodiment of a DC signal receiving circuit according to the present invention.

【0019】図1において、本実施形態の直流信号受信
回路は、一対の入力端子A,Bと一対の出力端子C,D
を有する信号受信部10と、第1及び第2整流回路2
1,22と、交流信号としてパルス信号CK1を発生す
る信号発生器31を備える。
In FIG. 1, a DC signal receiving circuit according to the present embodiment includes a pair of input terminals A and B and a pair of output terminals C and D.
Signal receiving unit 10 having the first and second rectifier circuits 2
1 and 22 and a signal generator 31 for generating a pulse signal CK1 as an AC signal.

【0020】前記信号受信部10の入力端子A,Bは、
直流電源1と極性切換回路2、伝送ライン3,4を介し
て接続する。極性切換回路2は、スイッチ2a、2bが
ONの時スイッチ2c、2dがOFFし、スイッチ2
a、2bがOFFの時スイッチ2c、2dがONするよ
うスイッチが連動する構成であり、信号受信部10の入
力端子A,Bに印加する直流信号の+/−(プラス/マ
イナス)の極性を切り換えるためのものである。
The input terminals A and B of the signal receiving section 10 are
It is connected to a DC power supply 1 via a polarity switching circuit 2 and transmission lines 3 and 4. When the switches 2a and 2b are on, the switches 2c and 2d are off and the polarity switching circuit 2
The switches 2c and 2d are linked so that the switches 2c and 2d are turned on when a and 2b are off. The polarity of +/- (plus / minus) of the DC signal applied to the input terminals A and B of the signal receiving unit 10 is changed. It is for switching.

【0021】図2に、前記信号受信部10の回路構成を
示す。図2において、第1フォトカプラPC1の発光素
子と第2フォトカプラPC2の発光素子を、電流入力の
順方向が互いに逆となるよう並列接続し、この並列回路
と、抵抗R10及び光結合双方向スイッチ11の受光素
子11Aの直列回路が一対の入力端子A,Bに直列接続
する。第1フォトカプラPC1の受光素子は、コレクタ
が抵抗を介して電圧Vccの電源ラインに接続し信号受信
部10の一方の出力端子Cを介して第1整流回路21に
接続し、エミッタがアースに接続する。第2フォトカプ
ラPC2の受光素子は、コレクタが抵抗を介して電圧V
ccの電源ラインに接続し信号受信部10の他方の出力端
子Dを介して第2整流回路22に接続し、エミッタがア
ースに接続する。
FIG. 2 shows a circuit configuration of the signal receiving unit 10. In FIG. 2, the light emitting element of the first photocoupler PC1 and the light emitting element of the second photocoupler PC2 are connected in parallel so that the forward directions of the current inputs are opposite to each other, and this parallel circuit is connected to the resistor R10 and the optical coupling bidirectional. A series circuit of the light receiving element 11A of the switch 11 is connected in series to the pair of input terminals A and B. The light receiving element of the first photocoupler PC1 has a collector connected to the power supply line of the voltage Vcc via a resistor, connected to the first rectifier circuit 21 via one output terminal C of the signal receiving unit 10, and an emitter connected to the ground. Connecting. The light receiving element of the second photocoupler PC2 has a collector connected to a voltage V via a resistor.
The power supply line is connected to the second rectifier circuit 22 via the other output terminal D of the signal receiving unit 10, and the emitter is connected to the ground.

【0022】前記光結合双方向スイッチ11の発光素子
11Bは、アノード側が抵抗を介して電圧Vccの電源ラ
インに接続しカソード側がトランジスタT1を介してア
ースに接続する。前記トランジスタT1のベースには、
信号発生器31からパルス信号CK1が入力する。光結
合スイッチ11は、信号発生器31の交流信号CK1の
入力によりトランジスタT1がON/OFF動作する
と、電流の通電/遮断により発光素子11Bが点滅し、
この点滅周期で受光素子11AがON/OFFし、入力
端子A,Bの極性に応じて第1フォトカプラPC1又は
第2フォトカプラPC2の発光素子に流れる電流を通電
/遮断制御する。従って、光結合双方向スイッチ11と
トランジスタT1で第1スイッチ手段を構成する。
The light emitting element 11B of the optically coupled bidirectional switch 11 has an anode connected to a power supply line of a voltage Vcc via a resistor, and a cathode connected to the ground via a transistor T1. In the base of the transistor T1,
The pulse signal CK1 is input from the signal generator 31. When the transistor T1 is turned on / off by the input of the AC signal CK1 of the signal generator 31, the light-coupling switch 11 causes the light emitting element 11B to blink due to current supply / interruption,
The light receiving element 11A is turned on / off at this blinking cycle, and the current flowing to the light emitting element of the first photocoupler PC1 or the second photocoupler PC2 is controlled to be turned on / off in accordance with the polarity of the input terminals A and B. Therefore, the first switch means is constituted by the optically coupled bidirectional switch 11 and the transistor T1.

【0023】以下に、第1実施形態の動作を説明する。
極性切換回路2のスイッチ2a,2bがON、スイッチ
2c,2dがOFFの時、直流電源1からの直流信号
が、入力端子A側が+(プラス)、入力端子B側が−
(マイナス)の極性で信号受信部10に入力すると、第
1フォトカプラPC1の発光素子に電流が流れる。この
電流を、信号発生器31のパルス信号CK1で光結合双
方向スイッチ11をON/OFFして通電/遮断する。
これにより、第1フォトカプラPC1の受光素子側から
パルス信号CK1のON/OFF周期に同期した交流出
力y1が発生し、第1整流回路21で整流されて整流出
力S1が発生する。この時は第2フォトカプラPC2の
発光素子には電流は流れず、交流出力y2及び整流出力
S2は発生しない。
The operation of the first embodiment will be described below.
When the switches 2a and 2b of the polarity switching circuit 2 are ON and the switches 2c and 2d are OFF, the DC signal from the DC power supply 1 receives + (plus) on the input terminal A side and − on the input terminal B side.
When the signal is input to the signal receiving unit 10 with a (minus) polarity, a current flows through the light emitting element of the first photocoupler PC1. The current is turned on / off by turning on / off the optical coupling bidirectional switch 11 by the pulse signal CK1 of the signal generator 31.
As a result, an AC output y1 synchronized with the ON / OFF cycle of the pulse signal CK1 is generated from the light receiving element side of the first photocoupler PC1, and is rectified by the first rectifier circuit 21 to generate a rectified output S1. At this time, no current flows through the light emitting element of the second photocoupler PC2, and no AC output y2 and no rectified output S2 are generated.

【0024】一方、逆に、極性切換回路2のスイッチ2
a,2bがOFF、スイッチ2c,2dがONの時は、
入力端子A側が−、入力端子B側が+の極性で信号受信
部10に直流信号が入力すると、第2フォトカプラPC
2の発光素子に電流が流れ、パルス信号CK1による光
結合双方向スイッチ11のON/OFF動作に同期して
交流出力y2及び整流出力S2が発生する。この時は交
流出力y1及び整流出力S1は発生しない。従って、整
流出力S1,S2は双対な2線形信号となる。
On the other hand, on the contrary, the switch 2 of the polarity switching circuit 2
When a and 2b are OFF and switches 2c and 2d are ON,
When a DC signal is input to the signal receiving unit 10 with the input terminal A side having a negative polarity and the input terminal B side having a positive polarity, the second photocoupler PC
A current flows through the two light emitting elements, and an AC output y2 and a rectified output S2 are generated in synchronization with the ON / OFF operation of the optical coupling bidirectional switch 11 by the pulse signal CK1. At this time, neither the AC output y1 nor the rectified output S1 is generated. Therefore, the rectified outputs S1 and S2 are dual linear signals.

【0025】かかる構成によれば、直流信号を伝送ライ
ン3、4を介して信号受信部10に伝送するので、入力
信号を長距離伝送しても減衰することなく信号受信部1
0まで伝送することができる。しかも、信号受信部10
内で交流に変換して信号受信部10から交流出力y1,
y2を発生するので、第1或いは第2フォトカプラPC
1,PC2や光結合双方向スイッチ11等の故障で交流
出力y1,y2が生成されない時は整流出力S1,S2
は発生せずフェールセーフな信号処理が可能である。
According to this configuration, since the DC signal is transmitted to the signal receiving unit 10 via the transmission lines 3 and 4, the signal receiving unit 1 is not attenuated even if the input signal is transmitted over a long distance.
0 can be transmitted. Moreover, the signal receiving unit 10
The signal is converted into an alternating current in the
y2, the first or second photocoupler PC
1, when the AC outputs y1 and y2 are not generated due to a failure of the PC2 or the optically coupled bidirectional switch 11, etc., the rectified outputs S1 and S2.
Does not occur, and fail-safe signal processing is possible.

【0026】次に、図3に本発明の第2実施形態を示
す。図3の第2実施形態では、信号受信部10に並列に
電力消費回路40を接続し、電力消費回路40の出力y
3を整流する第3整流回路51と、第1整流回路21の
出力S1と第3整流回路51の出力S3を論理積演算す
る第1論理積演算回路52と、第2整流回路22の出力
S2と第3整流回路51の出力S3を論理積演算する第
2論理積演算回路53とを備える構成である。尚、図中
の信号受信部10、整流回路21,22は第1実施形態
と同様である。
Next, FIG. 3 shows a second embodiment of the present invention. In the second embodiment shown in FIG. 3, a power consumption circuit 40 is connected in parallel to the signal receiving unit 10, and an output y of the power consumption circuit 40 is output.
3, a first AND operation circuit 52 that performs an AND operation on the output S1 of the first rectification circuit 21 and the output S3 of the third rectification circuit 51, and an output S2 of the second rectification circuit 22 And a second AND operation circuit 53 that performs an AND operation on the output S3 of the third rectifier circuit 51. The signal receiving unit 10 and the rectifier circuits 21 and 22 in the figure are the same as in the first embodiment.

【0027】本実施形態の電力消費回路40は、入力す
る直流信号をレベル検定し、信号レベルが所定レベルで
回路正常で電力の消費が可能な時に動作正常を示す機能
確認信号として出力y3を発生するもので、その構成を
図4に示し説明する。
The power consuming circuit 40 of this embodiment performs a level test on an input DC signal and generates an output y3 as a function confirmation signal indicating normal operation when the signal level is a predetermined level and the circuit is normal and power can be consumed. The configuration is shown in FIG. 4 and described.

【0028】図4において、電力消費回路40は、信号
受信部10の入力端子A,Bに並列接続する入力端子
E,F間に、ダイオード整流回路41、フィルタ42を
介して第1及び第2抵抗R41,R42と第2スイッチ
手段としてのフォトカプラPC41の受光素子の直列回
路が接続される。前記フォトカプラPC41の発光素子
は、アノード側が抵抗を介して電圧Vccの電源ラインに
接続し、カソード側にパルス信号CK2が印加される。
例えばパルス信号CK2として信号発生器31から発生
するパルス信号CK1と同一の信号を用いることでフォ
トカプラPC41は前記光結合スイッチ11と相補の関
係でON/OFFする。前記第2抵抗R42とフォトカ
プラPC41の受光素子の直列回路には、フォトカプラ
PC41のON時の印加電圧より高くフォトカプラPC
41のOFF時の印加電圧より低いツェナー電圧Vzを
有するツェナーダイオードZDと第3及び第4抵抗R4
3,R44の直列回路を並列接続し、前記第1及び第2
抵抗R41,R42とフォトカプラPC41の受光素子
の直列回路及びツェナーダイオードZDと第3及び第4
抵抗R43,R43の直列回路と並列に、第5抵抗R4
5と第3フォトカプラであるフォトカプラPC42の発
光素子とトランジスタT2の直列回路を接続し、前記第
3及び第4抵抗R43,R44の中間点に前記トランジ
スタT2のベースを接続する。前記第3フォトカプラP
C42の受光素子は、コレクタが抵抗を介して電圧Vcc
の電源ラインに接続し第3整流回路51の入力端子に接
続し、エミッタがアースに接続する。
In FIG. 4, a power consuming circuit 40 includes a first and a second rectifying circuit 41 and a filter 42 between input terminals E and F connected in parallel to input terminals A and B of the signal receiving unit 10. The series circuit of the light receiving elements of the photocoupler PC41 as the second switch means is connected to the resistors R41 and R42. The light emitting element of the photocoupler PC41 has an anode connected to a power supply line of a voltage Vcc via a resistor, and a pulse signal CK2 applied to a cathode.
For example, by using the same signal as the pulse signal CK1 generated from the signal generator 31 as the pulse signal CK2, the photocoupler PC41 is turned ON / OFF in a complementary relationship with the optical coupling switch 11. The series circuit of the second resistor R42 and the light receiving element of the photocoupler PC41 has a photocoupler PC higher than the applied voltage when the photocoupler PC41 is ON.
41, a Zener diode ZD having a Zener voltage Vz lower than the applied voltage when OFF, and a third and fourth resistor R4.
3, R44 in series, and the first and second
The series circuit of the resistors R41 and R42 and the light receiving element of the photocoupler PC41 and the third and fourth Zener diodes ZD.
A fifth resistor R4 is connected in parallel with the series circuit of the resistors R43 and R43.
5 and a light emitting element of a photocoupler PC42 as a third photocoupler are connected to a series circuit of a transistor T2, and a base of the transistor T2 is connected to an intermediate point between the third and fourth resistors R43 and R44. The third photocoupler P
The light-receiving element of C42 has a collector connected to a voltage Vcc via a resistor.
Of the third rectifier circuit 51, and the emitter is connected to the ground.

【0029】尚、パルス信号CK1とCK2は、必ずし
も同一の信号発生器から発生させる必要はなく同位相で
あればよい。第2実施形態の動作を説明する。
The pulse signals CK1 and CK2 do not necessarily have to be generated from the same signal generator, but need only be in phase. The operation of the second embodiment will be described.

【0030】電力消費回路40の直流入力信号は、ダイ
オード整流回路41、フィルタ42を介してフィルタ4
2後段に伝達される。直流信号が入力している状態で、
パルス信号CK2が高レベルの時はフォトカプラPC4
1がOFF状態となり、入力電圧VDがツェナーダイオ
ードZDに印加し、VD>VzであればトランジスタT
2はONする。パルス信号CK2が低レベルの時はフォ
トカプラPC41がON状態となり、第1抵抗R41と
第2抵抗R42の分圧値(r42/r41+r42)V
DがツェナーダイオードZDに印加し、(r42/r4
1+r42)VD<VzであればトランジスタT2はO
FFする。尚、r41,r42は抵抗R41,42の抵
抗値を示す。従って、入力電圧VDが、Vz<VD<
(1+r41/r42)Vzの条件を満足する時、トラ
ンジスタT2はパルス信号CK2のON/OFF周期に
同期してON/OFF動作し、第3フォトカプラPC4
2がON/OFFし、電力消費回路40から動作正常を
示す交流の機能確認出力y3が発生する。
The DC input signal of the power consuming circuit 40 is passed through a diode rectifier circuit 41 and a filter 42 to a filter 4.
It is transmitted to the second stage. With a DC signal input,
When the pulse signal CK2 is at a high level, the photocoupler PC4
1 is turned off, the input voltage VD is applied to the Zener diode ZD, and if VD> Vz, the transistor T
2 turns ON. When the pulse signal CK2 is at a low level, the photocoupler PC41 is turned on, and the divided voltage (r42 / r41 + r42) V of the first resistor R41 and the second resistor R42.
D is applied to the Zener diode ZD, and (r42 / r4
1 + r42) If VD <Vz, the transistor T2 is O
FF. Note that r41 and r42 indicate the resistance values of the resistors R41 and R42. Therefore, when the input voltage VD is Vz <VD <
When the condition of (1 + r41 / r42) Vz is satisfied, the transistor T2 operates ON / OFF in synchronization with the ON / OFF cycle of the pulse signal CK2, and the third photocoupler PC4
2 is turned ON / OFF, and an AC function confirmation output y3 indicating normal operation is generated from the power consumption circuit 40.

【0031】電力消費回路40において、例えばフォト
カプラPC41に不具合を生じてフォトカプラPC41
がOFF状態に固定したり、或いは、ON状態に固定し
た場合、トランジスタT2はスイッチング動作を停止
し、交流出力y3は停止する。また、入力電圧VDが入
力している状態でツェナーダイオードZDが短絡すれ
ば、トランジスタT2はON状態に固定し、やはり交流
出力y3は停止する。
In the power consuming circuit 40, for example, a failure occurs in the photocoupler PC41 and the photocoupler PC41
Is fixed to the OFF state or the ON state, the transistor T2 stops the switching operation and the AC output y3 stops. If the Zener diode ZD is short-circuited while the input voltage VD is being input, the transistor T2 is fixed to the ON state, and the AC output y3 is stopped.

【0032】電力消費回路40の消費電流は、フォトカ
プラPC41がONの時は、約VD/(r41+r4
2)であり、フォトカプラPC41がOFFの時は約V
D/r45である。尚、r45は第5抵抗R45の抵抗
値である。そして、信号受信部10では、図5に示すよ
うに、パルス信号CK1がONの時(パルス信号CK2
がONでフォトカプラPC41がOFFの時)に光結合
双方向スイッチ11がONして電流が消費され、パルス
信号CK1がOFFの時(パルス信号CK2がOFFで
フォトカプラPC41がONの時)電流は流れず消費さ
れない。図5から、信号受信部10の消費電流が0の時
は電力消費回路100の消費電流はVD/(r41+r
42)となり、信号受信部10の消費電流が入力電圧V
DとしてVD/r10の時は電力消費回路40の消費電
流はVD/r45となる。尚、r10は信号受信部10
内の抵抗R10の抵抗値である。従って、r41+r4
2=r10+r45となるように各抵抗R41,R4
2,R10,R45の抵抗値を設定すれば、信号受信部
10と電力消費回路40で消費される電流を合計した受
信回路全体の消費電流を一定とすることができる。
The current consumption of the power consumption circuit 40 is about VD / (r41 + r4) when the photocoupler PC41 is ON.
2), and when the photocoupler PC41 is OFF, the voltage is about V
D / r45. Note that r45 is the resistance value of the fifth resistor R45. Then, in the signal receiving unit 10, as shown in FIG. 5, when the pulse signal CK1 is ON (the pulse signal CK2
Is turned on and the photocoupler PC41 is turned off), the optical coupling bidirectional switch 11 is turned on to consume current, and the pulse signal CK1 is turned off (when the pulse signal CK2 is turned off and the photocoupler PC41 is turned on). Does not flow and is not consumed. From FIG. 5, when the current consumption of the signal receiving unit 10 is 0, the current consumption of the power consumption circuit 100 is VD / (r41 + r
42), and the current consumption of the signal receiving unit 10 is the input voltage V
When D is VD / r10, the current consumption of the power consumption circuit 40 is VD / r45. Note that r10 is the signal receiving unit 10
Is the resistance value of the resistor R10. Therefore, r41 + r4
Each resistor R41, R4 is set so that 2 = r10 + r45.
By setting the resistance values of R2, R10, and R45, the current consumption of the entire receiving circuit, which is the sum of the currents consumed by the signal receiving unit 10 and the power consumption circuit 40, can be kept constant.

【0033】信号を長距離伝送する場合、伝送ラインに
浸入する電磁ノイズにより信号受信部10が誤動作し誤
った出力を発生する可能性がある。施行対策としてシー
ルド線を利用できない場合、電磁ノイズによる誤動作を
防止するには直流信号伝送では電磁ノイズのエネルギに
比較して伝送信号電流を増加させるしかない。この場
合、フォトカプラPC1,PC2の電流伝達効率のバラ
ツキ(最高と最低の差)を考えると、通常の信号電流の
2倍程度以上の信号電流を供給する必要がある。しか
し、このような大きい電流を流すことは、フォトカプラ
PC1,PC2のライフサイクル上問題がある。
When a signal is transmitted over a long distance, there is a possibility that the signal receiving unit 10 malfunctions due to electromagnetic noise entering a transmission line and generates an erroneous output. If shielded wires cannot be used as an enforcement measure, the only way to prevent malfunction due to electromagnetic noise is to increase the transmission signal current in DC signal transmission as compared to the energy of the electromagnetic noise. In this case, it is necessary to supply a signal current that is at least about twice the normal signal current in consideration of the variation (the difference between the highest and the lowest) of the current transmission efficiency of the photocouplers PC1 and PC2. However, flowing such a large current has a problem in the life cycle of the photocouplers PC1 and PC2.

【0034】本実施形態のように、電力消費回路40を
信号受信部10に並列接続すれば、信号受信部10の入
力インピーダンスを実質的に低くでき、信号電流を増大
させることなく、フォトカプラPC1,PC2の寿命を
損なうことなく侵入する電磁ノイズの影響を排除でき、
耐電磁ノイズ性を向上できる。
When the power consuming circuit 40 is connected in parallel to the signal receiving unit 10 as in the present embodiment, the input impedance of the signal receiving unit 10 can be substantially reduced, and the photocoupler PC1 can be used without increasing the signal current. , Can eliminate the effect of intruding electromagnetic noise without impairing the life of PC2,
Electromagnetic noise resistance can be improved.

【0035】また、信号受信部10内の電流を通電/遮
断すると、信号ラインに交流信号が発生し、施行の状態
によって近接して他の信号ラインが存在するとこれに悪
影響を与える可能性があるが、本実施形態のように、電
力消費回路40を設け、受信回路全体の消費電流を常に
一定に制御すれば、伝送ライン3,4及び受信回路全体
に常に一定の電流が流れ、他の信号ラインへの悪影響を
防止できる。
Further, when the current in the signal receiving unit 10 is turned on / off, an AC signal is generated on the signal line, and if another signal line is present close to the signal line depending on the state of operation, this may have an adverse effect. However, if the power consumption circuit 40 is provided and the current consumption of the entire receiving circuit is constantly controlled as in this embodiment, a constant current always flows through the transmission lines 3 and 4 and the entire receiving circuit, and other signals are transmitted. The adverse effect on the line can be prevented.

【0036】そして、本実施形態のように、第1及び第
2論理積演算回路52,53を設ければ、直流信号受信
時に、信号受信部10及び電力消費回路40が共に正常
であれば、直流信号の入力極性に応じて信号受信部10
から出力y1,出力y2のどちらか一方が発生し、電力
消費回路40から出力y3が発生するので、整流出力S
1又はS2と整流出力S3の発生で、第1論理積演算回
路52及び第2論理積演算回路53のどちらかから論理
値1の出力K1或いはK2が発生し、受信回路の正常を
知らせることができる。信号受信部10と電力消費回路
40のいずれ一方に故障あれば出力K1,K2は論理値
0となり、異常を知らせることができ、この際に、パル
ス信号CK1,CK2の発生を停止すれば、受信回路動
作電流の変化に起因する他の伝送ラインへの悪影響を回
避できる。
If the first and second AND operation circuits 52 and 53 are provided as in this embodiment, if both the signal receiving unit 10 and the power consumption circuit 40 are normal at the time of receiving a DC signal, The signal receiving unit 10 according to the input polarity of the DC signal
Either output y1 or output y2 is generated from power consumption circuit 40, and output y3 is generated from power consumption circuit 40.
1 or S2 and the rectified output S3, the output K1 or K2 of the logical value 1 is generated from either the first AND operation circuit 52 or the second AND operation circuit 53 to inform the normality of the receiving circuit. it can. If any one of the signal receiving unit 10 and the power consumption circuit 40 has a failure, the outputs K1 and K2 have a logical value of 0, thereby indicating an abnormality. At this time, if the generation of the pulse signals CK1 and CK2 is stopped, the reception is stopped. An adverse effect on other transmission lines due to a change in the circuit operating current can be avoided.

【0037】図6に本発明の第3実施形態を示す。図6
は、信号受信部と電力消費回路を同一の回路構成にした
例である。図6では、電力消費回路60を図2に示す信
号受信部10と同一構成とした。電力消費回路60のフ
ォトカプラPC1′,PC2′、抵抗R10′、光結合
双方向スイッチ11′、トランジスタT1′は、信号受
信部10内の対応する各素子と同一のものである。電力
消費回路60に入力するパルス信号CK2は、信号発生
器31から発生するパルス信号CK1をインバータ61
で反転したもので、パルス信号CK1と互いに相補の関
係である。尚、交流出力y1,y2,y1′,y2′を
整流する整流回路は図示を省略してある。
FIG. 6 shows a third embodiment of the present invention. FIG.
Is an example in which the signal receiving unit and the power consumption circuit have the same circuit configuration. 6, the power consumption circuit 60 has the same configuration as the signal receiving unit 10 shown in FIG. The photocouplers PC1 'and PC2', the resistor R10 ', the optically coupled bidirectional switch 11', and the transistor T1 'of the power consumption circuit 60 are the same as the corresponding elements in the signal receiving unit 10. The pulse signal CK2 input to the power consumption circuit 60 is obtained by converting the pulse signal CK1 generated from the signal generator 31 into an inverter 61.
And are complementary to each other with the pulse signal CK1. The rectifier circuit for rectifying the AC outputs y1, y2, y1 ', y2' is not shown.

【0038】かかる構成では、パルス信号CK1とCK
2は、互いに相補の関係にあり、信号CK1がハイの時
は信号CK2がローであり、信号CK1がローの時は信
号CK2がハイである。従って、信号受信部10で電流
が消費される時は電力消費回路60では電流は消費され
ず、電力消費回路60で電流が消費される時は信号受信
部10では電流は消費されない。従って、信号受信部1
0と電力消費回路60の消費電流を合計した受信回路全
体の消費電流を常に一定にできる。
In such a configuration, the pulse signals CK1 and CK
2 are complementary to each other, the signal CK2 is low when the signal CK1 is high, and the signal CK2 is high when the signal CK1 is low. Therefore, when the current is consumed in the signal receiving unit 10, no current is consumed in the power consumption circuit 60, and when the current is consumed in the power consumption circuit 60, no current is consumed in the signal receiving unit 10. Therefore, the signal receiving unit 1
The current consumption of the entire receiving circuit, which is the sum of the current consumption of the power consumption circuit 60 and 0, can be kept constant.

【0039】図6の第3実施形態の構成は、入力信号の
レベル検定機能がなく、レベル検定機能を付加するに
は、例えば信号受信部10及び電力消費回路60の後段
にレベル検定回路を付加して出力y1,y2,y1′,
y2′をそれぞれレベル検定すればい。
In the configuration of the third embodiment shown in FIG. 6, there is no level verification function for the input signal. To add the level verification function, for example, a level verification circuit is added after the signal receiving unit 10 and the power consumption circuit 60. And outputs y1, y2, y1 ',
y2 'may be level tested.

【0040】図7に、このようなレベル検定回路の回路
構成例を示す。図7のレベル検定回路70では、信号受
信部10の交流の出力信号y1を増幅回路71で増幅
し、結合コンデンサC1及びダイオードD1より電源電
圧Vccを重畳して電源枠外の交流信号に変換した後、ツ
ェナーダイオードZD1を介して増幅回路72入力し電
源枠内の交流信号に変換する。この増幅した交流信号
を、2つのダイオードと2つのコンデンサからなる倍電
圧整流回路73で電源枠外の直流信号Vout1として出
力する構成である。尚、図7では出力信号y1について
述べたが、出力信号y2,y1′,y2′についてそれ
ぞれレベル検定回路70を設けてレベル検定する。ま
た、図7の構成のレベル検定回路70を設ければ、図
1、図3等で示した整流回路は省略できる。
FIG. 7 shows a circuit configuration example of such a level test circuit. In the level test circuit 70 of FIG. 7, after the AC output signal y1 of the signal receiving unit 10 is amplified by the amplifier circuit 71, the power supply voltage Vcc is superimposed by the coupling capacitor C1 and the diode D1 and converted into an AC signal outside the power supply frame. , Through the Zener diode ZD1, and is input to the amplifier circuit 72 and converted into an AC signal in the power supply frame. The amplified AC signal is output as a DC signal Vout1 outside the power supply frame by a voltage doubler rectifier circuit 73 including two diodes and two capacitors. Although the output signal y1 has been described in FIG. 7, a level test circuit 70 is provided for each of the output signals y2, y1 ', and y2' to perform level test. If the level test circuit 70 having the configuration shown in FIG. 7 is provided, the rectifier circuits shown in FIGS. 1, 3 and the like can be omitted.

【0041】かかるレベル検定回路70によれば、ツェ
ナーダイオードZD1のツェナー電圧を、印加する交流
信号の上限値と下限値との間に設定すれば、交流信号が
正常レベルであれば、増幅回路72から交流信号が出力
され倍電圧整流回路73を介して直流信号が生成され
る。
According to the level test circuit 70, if the Zener voltage of the Zener diode ZD1 is set between the upper limit value and the lower limit value of the applied AC signal, if the AC signal is at a normal level, the amplifying circuit 72 And outputs a DC signal via the voltage doubler rectifier circuit 73.

【0042】従って、レベル検定回路70を、各出力信
号y1,y2,y1′,y2′に対して設けた図6の受
信回路では、入力端子Aが+、入力端子Bが−の極性で
入力信号が入力した場合、受信回路が正常である時に限
りレベル検定回路70から直流信号Vout1,Vout1′
が発生する。逆に、入力端子Aが−、入力端子Bが+の
極性で入力信号が入力した場合、受信回路が正常である
時に限りレベル検定回路70から直流信号Vout2,Vo
ut2′が発生する。
Therefore, in the receiving circuit shown in FIG. 6 in which the level test circuit 70 is provided for each of the output signals y1, y2, y1 ', y2', the input terminal A has a positive polarity and the input terminal B has a negative polarity. When a signal is input, the DC signals Vout1 and Vout1 'are output from the level test circuit 70 only when the receiving circuit is normal.
Occurs. Conversely, when an input signal is input with the input terminal A having a negative polarity and the input terminal B having a positive polarity, the DC signals Vout2 and Vo are output from the level verification circuit 70 only when the receiving circuit is normal.
ut2 'occurs.

【0043】直流信号Vout1,Vout1′(又は直流信
号Vout2,Vout2′)のどちらか一方しか発生しない
場合には、異常と判断して例えば信号発生器からのパル
ス信号の発生を停止することで、受信回路の動作電流変
化に起因する他の伝送ラインへの悪影響を回避できる。
If only one of the DC signals Vout1 and Vout1 '(or DC signals Vout2 and Vout2') is generated, it is determined that there is an abnormality, and for example, the generation of a pulse signal from the signal generator is stopped. An adverse effect on other transmission lines due to a change in operating current of the receiving circuit can be avoided.

【0044】図8に本発明の第4実施形態を示す。図8
は、図6と同様に信号受信部10′と電力消費回路80
を同一の回路構成とし、且つ、回路内部に入力信号のレ
ベル検定用ツェナーダイオードを設けた例である。
FIG. 8 shows a fourth embodiment of the present invention. FIG.
Is similar to the signal receiving unit 10 'and the power consuming circuit 80 shown in FIG.
Are the same circuit configuration, and a zener diode for level verification of an input signal is provided inside the circuit.

【0045】図8において、信号受信部10′は、フォ
トカプラPC1,PC2の発光ダイオードの並列回路と
並列に光結合双方向スイッチ11が接続され、前記並列
回路と直列に順方向が互いに向き合うようにツェナーダ
イオードZD10,ZD11を介装し、抵抗R11〜R
14を設けた以外は、図6の信号受信部10と同様の構
成である。電力消費回路80は、信号受信部10′と同
一の構成であり、フォトカプラPC1′,PC2′の発
光ダイオードの並列回路と並列に光結合双方向スイッチ
11′が接続され、前記並列回路と直列に順方向が互い
に向き合うようにツェナーダイオードZD10′,ZD
11′が介装され、抵抗R11′〜R14′が設けられ
ている。パルス信号CK1とCK2は、図6の実施形態
と同様に互いに相補の関係である。
In FIG. 8, a signal receiving section 10 'is connected to an optically coupled bidirectional switch 11 in parallel with a parallel circuit of light emitting diodes of the photocouplers PC1 and PC2, so that the forward directions face each other in series with the parallel circuit. And Zener diodes ZD10 and ZD11, and resistors R11-R
The configuration is the same as that of the signal receiving unit 10 of FIG. The power consuming circuit 80 has the same configuration as that of the signal receiving unit 10 '. An optical coupling bidirectional switch 11' is connected in parallel with a parallel circuit of light emitting diodes of the photocouplers PC1 'and PC2', and is connected in series with the parallel circuit. The Zener diodes ZD10 ', ZD
11 'are interposed, and resistors R11' to R14 'are provided. The pulse signals CK1 and CK2 are complementary to each other as in the embodiment of FIG.

【0046】かかる構成では、信号受信部10′及び電
力消費回路80は共に、光結合双方向スイッチ11,1
1′がOFFした時に出力信号y1,y1′(入力信号
が逆極性の時はy2,y2′)が発生し、ONした時に
出力信号y1,y1′(又はy2,y2′)は停止す
る。
In such a configuration, both the signal receiving section 10 'and the power consuming circuit 80 are provided with the optically coupled bidirectional switches 11, 1
When 1 'is turned off, output signals y1, y1' (y2, y2 'when the input signal has the opposite polarity) are generated, and when turned on, the output signals y1, y1' (or y2, y2 ') are stopped.

【0047】そして、入力端子Aが+、入力端子Bが−
の極性の時、入力電圧VDが、Vz<VD<(1+r1
1/(r12+r13+r14))Vzの条件を満足す
る時、出力出力信号y1,y1′は発生する。また、入
力端子A,Bの極性が逆の場合は、Vz<VD<(1+
r12/(r11+r13+r14))Vzの条件を満
足する時、出力出力信号y2,y2′は発生する。尚、
本実施形態では、出力y1,y1′,y2,y2′を直
流信号に変換する場合は整流回路を設ければよい。
The input terminal A is + and the input terminal B is-
When the input voltage VD is Vz <VD <(1 + r1
When the condition of 1 / (r12 + r13 + r14) Vz is satisfied, output output signals y1 and y1 'are generated. When the polarities of the input terminals A and B are opposite, Vz <VD <(1+
When the condition of r12 / (r11 + r13 + r14) Vz is satisfied, output output signals y2 and y2 'are generated. still,
In the present embodiment, a rectifier circuit may be provided when the outputs y1, y1 ', y2, y2' are converted to DC signals.

【0048】かかる構成によれば、図7のレベル検定回
路70が不要である。ところで、スイッチ手段を受信回
路から離して設置する場合、スイッチ手段の施行が正し
いか否かをチェックする作業は容易ではない。以下に、
以下に、直流信号受信回路の伝送ラインにおけるスイッ
チ手段の施行のチェックも含めて短絡故障に配慮した実
施形態について説明する。
According to such a configuration, the level test circuit 70 of FIG. 7 is unnecessary. By the way, when the switch means is installed away from the receiving circuit, it is not easy to check whether the operation of the switch means is correct. less than,
In the following, an embodiment will be described in which a short circuit failure is considered, including a check on the implementation of a switch means in a transmission line of a DC signal receiving circuit.

【0049】図9は、伝送ラインに直列に2つの端末機
器が接続された例を示す。図9において、各端末機器1
10,120には、正常時はON状態となり、故障時は
OFF状態となるスイッチ111,121が伝送ライン
101、102に直列接続して内蔵されている。そし
て、短絡検出手段としてのツェナーダイオード112,
122をそれぞれスイッチ111,121に直列に介装
する。尚、図中、100は直流電源、103は入力信号
のレベル検定機能を備える直流信号受信回路である。
FIG. 9 shows an example in which two terminal devices are connected in series to a transmission line. In FIG. 9, each terminal device 1
The switches 10 and 120 have switches 111 and 121 which are turned on in a normal state and turned off in a fault state, and are connected in series to the transmission lines 101 and 102, respectively. Then, the Zener diode 112 as short-circuit detecting means,
122 is interposed in series with the switches 111 and 121, respectively. In the figure, reference numeral 100 denotes a DC power supply, and 103 denotes a DC signal receiving circuit having a function of verifying the level of an input signal.

【0050】次に動作を説明する。図9で、図中のL
1、L2が配線ミスのよって短絡される可能性のある部
分を示す。
Next, the operation will be described. In FIG. 9, L in FIG.
1, L2 indicates a portion that may be short-circuited due to a wiring error.

【0051】伝送ライン101,102の施行が正しく
行われた場合、直流電源100からの直流信号はツェナ
ーダイオード112、122とスイッチ111,121
を経由して受信回路103へ伝達される。従って、電源
電圧E、各ツェナーダイオード112,122のツェナ
ー電圧をVzとすれば、2Vzだけ電位が降下した電圧
(E一2Vz)が受信回路103に伝達される。
When the transmission lines 101 and 102 are correctly implemented, the DC signal from the DC power supply 100 is applied to the Zener diodes 112 and 122 and the switches 111 and 121.
Is transmitted to the receiving circuit 103 via Therefore, assuming that the power supply voltage E and the zener voltage of each of the zener diodes 112 and 122 are Vz, a voltage (E-one Vz) whose potential drops by 2 Vz is transmitted to the receiving circuit 103.

【0052】一方、例えば、L1、L2の少なくとも一
方の部分が点線で示すように短絡されると、スイッチ1
12がOFF状態であっても受信回路103に直流信号
Eが伝達され、受信回路103に入力される直流信号の
電位は、E−Vz或いはEに増加する。ツェナーダイオ
ード112,122が短絡した場合も同様である。
On the other hand, for example, when at least one of L1 and L2 is short-circuited as shown by a dotted line, the switch 1
Even when 12 is in the OFF state, the DC signal E is transmitted to the receiving circuit 103, and the potential of the DC signal input to the receiving circuit 103 increases to E−Vz or E. The same is true when the Zener diodes 112 and 122 are short-circuited.

【0053】従って、受信回路103のレベル検定閾値
を、E−VzとE−2Vzの間に設定し、入力信号レベ
ルがE−2VzとE一Vzの間にある時、直流の出力信
号Voutを生成するよう設定する。
Therefore, the level test threshold of the receiving circuit 103 is set between E-Vz and E-2Vz, and when the input signal level is between E-2Vz and E-Vz, the DC output signal Vout is Set to generate.

【0054】入力信号レベルがE−VzとE−2Vzの
範囲内に収まっている場合、光結合双方向スイッチがO
Nの時に第1フォトカプラPC1はONし、光結合双方
向スイッチがOFFの時に第1フォトカプラPC1はO
FFし、パルス信号CK1の周期でON/OFFし、第
1フォトカプラPCからの交流出力に基づいて整流回路
を介して直流の出力信号Voutが生成される。伝送ライ
ンの短絡等で受信回路103の入力信号レベルがE−V
z以上に増加すると、第1フォトカプラPC1の出力は
ON状態に固定され、直流の出力信号Voutは生成され
ない。
When the input signal level falls within the range between E-Vz and E-2Vz, the optically coupled bidirectional switch
When N, the first photocoupler PC1 is turned ON, and when the optical coupling bidirectional switch is OFF, the first photocoupler PC1 is turned ON.
The FF is turned on / off at the cycle of the pulse signal CK1, and a DC output signal Vout is generated via a rectifier circuit based on the AC output from the first photocoupler PC. The input signal level of the receiving circuit 103 becomes EV due to a short circuit of the transmission line or the like.
When it increases to more than z, the output of the first photocoupler PC1 is fixed to the ON state, and the DC output signal Vout is not generated.

【0055】尚、電力消費回路の動作については説明を
省略する。ところで、直列接続される端末機器の数が増
加すると以下の問題を生じる。直列接続される端末機器
の個数をNとすると、信号伝達用伝送ラインの短絡検出
のためには受信回路側で電圧E−NVzと電圧E一(N
−1)Vzを区別しなければならず、電源電圧Eを大き
くするか、ツェナー電圧Vzを小さくしなければならな
い。しかし、電源電圧Eを大きくすることは感電のリス
クを増大させる。また、ツェナー電圧Vzを小さくする
とE一NVzとE一(N−1)Vzの差Vzが小さくな
るため検出が難しくなる。
The description of the operation of the power consumption circuit is omitted. By the way, when the number of terminal devices connected in series increases, the following problem occurs. Assuming that the number of terminal devices connected in series is N, the voltage E-NVz and the voltage E-1 (N
-1) Vz must be distinguished, and the power supply voltage E must be increased or the zener voltage Vz must be reduced. However, increasing the power supply voltage E increases the risk of electric shock. Also, when the Zener voltage Vz is reduced, the difference Vz between E-NVz and E- (N-1) Vz is reduced, so that the detection becomes difficult.

【0056】図10には、端末機器が増大しても電源電
圧Eやツェナー電圧Vzを変更することなく伝送ライン
短絡検出が容易にできる構成例を示す。図10は、端末
機器が4つの場合について示す。図において、直流電源
100は、極性切換回路104を介して伝送ライン10
1,102に接続する。伝送ライン101,102に直
列に介装される端末機器110,120に内蔵するツェ
ナーダイオード112,122と端末機器130,14
0に内蔵するツェナーダイオード132,142は向き
を反対にして接続する。尚、111,121,131,
141は、正常時にON状態となり、異常時にOFF状
態となるスイッチ、150は受信回路である。極性切換
回路104は図1に示した極性切換回路2と同様のもの
である。尚、図中、L1〜L4は伝送ライン101,1
02で短絡する可能性のある部分を示す。
FIG. 10 shows a configuration example in which a short-circuit of a transmission line can be easily detected without changing the power supply voltage E or the zener voltage Vz even when the number of terminal devices increases. FIG. 10 shows a case where there are four terminal devices. In the figure, a DC power supply 100 is connected to a transmission line 10 via a polarity switching circuit 104.
1, 102. Zener diodes 112 and 122 built in terminal devices 110 and 120 interposed in series on transmission lines 101 and 102 and terminal devices 130 and 14
The Zener diodes 132 and 142 built in 0 are connected in opposite directions. Note that 111, 121, 131,
Reference numeral 141 denotes a switch that is turned on when it is normal and turns off when it is abnormal. Reference numeral 150 denotes a receiving circuit. The polarity switching circuit 104 is similar to the polarity switching circuit 2 shown in FIG. In the figure, L1 to L4 are transmission lines 101, 1
02 indicates a portion that may be short-circuited.

【0057】本実施形態の受信回路150は、図12に
示すように、信号受信部151と、信号受信部151か
らの双対の交流信号y1,y2を整流する整流回路15
2,153と、整流回路152,153の整流出力S
1,S2が入力する論理積演算回路154と、論理積演
算回路1542入力抵抗と共にオフ・ディレー回路を構
成するコンデンサC151,C152を備える。尚,信
号受信部151は、図8に示したものである。また、電
力消費回路については図示を省略してある。
As shown in FIG. 12, the receiving circuit 150 of this embodiment comprises a signal receiving section 151 and a rectifying circuit 15 for rectifying dual AC signals y1 and y2 from the signal receiving section 151.
2,153 and the rectified output S of the rectifier circuits 152,153.
1 and S2 are provided with an AND operation circuit 154, and capacitors C151 and C152 forming an off-delay circuit together with the input resistance of the AND operation circuit 1542. The signal receiving unit 151 is as shown in FIG. The illustration of the power consumption circuit is omitted.

【0058】次に、図13のタイムチャートに従って動
作を説明する。極性切換回路104を介して伝送ライン
101,102に直流信号が伝達されると、スイッチ2
a,2bがONで入力端子A側が+の極性の場合は、端
末機器110,120の各ツェナーダイオード112,
122のツェナー電圧2Vzの分だけ電圧降下する。逆
に、スイッチ2c,2dがONで入力端子B側が+の極
性の場合は、端末機器130,140の各ツェナーダイ
オード132,132のツェナー電圧2Vzの分だけ電
圧降下する。従って、正常時は受信回路150入力レベ
ルはE−2Vzとなる。
Next, the operation will be described with reference to the time chart of FIG. When a DC signal is transmitted to the transmission lines 101 and 102 via the polarity switching circuit 104, the switch 2
When a and 2b are ON and the input terminal A side has a positive polarity, each Zener diode 112 of the terminal device 110 and 120,
The voltage drops by the amount of the zener voltage 2 Vz of 122. Conversely, when the switches 2c and 2d are ON and the input terminal B side has a positive polarity, the voltage drops by the Zener voltage 2Vz of each of the Zener diodes 132 and 132 of the terminal devices 130 and 140. Therefore, in a normal state, the input level of the receiving circuit 150 becomes E-2Vz.

【0059】図11に、伝送ライン102を基準にした
伝送ライン101の電圧レベルを示す。Txは、極性切
換回路104の切換周期である。入力端子A側が+の極
性に時、交流出力y1に基づいて整流回路152からV
out1が生成し、入力端子B側が+の極性に時、交流出力
y2に基づいて整流回路153からVout2が生成する。
この整流出力Vout1,Vout2の切換りの周期は図11の
Txである。尚、信号受信部151の光結合双方向スイ
ッチのON/OFF周期(交流信号CK1の周期)をT
wとすると、Tw≪Txであり、各整流回路152,1
53は光結合双方向スイッチのON/OFF周期Twに
基づく交流信号y1,y2を整流し、周期Txの交流信
号は整流しないよう設定されている。整流出力Vout1,
Vout2は、その立下りがコンデンサC151,C152
により図13に示すようにオフ・ディレーされる。この
オフ・ディレー時間はTxに比較して長く設定される。
FIG. 11 shows the voltage level of the transmission line 101 based on the transmission line 102. Tx is a switching cycle of the polarity switching circuit 104. When the input terminal A side has a positive polarity, the rectifier circuit 152 outputs V
When out1 is generated and the input terminal B side has a positive polarity, Vout2 is generated from the rectifier circuit 153 based on the AC output y2.
The switching cycle of the rectified outputs Vout1 and Vout2 is Tx in FIG. The ON / OFF cycle (cycle of the AC signal CK1) of the optically coupled bidirectional switch of the signal receiving unit 151 is T
Assuming that w, Tw≪Tx, and each rectifier circuit 152, 1
53 is set so that the AC signals y1 and y2 based on the ON / OFF cycle Tw of the optical coupling bidirectional switch are rectified, and the AC signal having the cycle Tx is not rectified. Rectified output Vout1,
Vout2 has capacitors C151 and C152 falling at the falling edge.
Is off-delayed as shown in FIG. This off-delay time is set longer than Tx.

【0060】従って、伝送ライン101,102が短絡
されず正常であり、ツェナーダイオード112,12
2,132,142が正常であれば、一方の出力Vout1
(又はVout2)レベルが論理積演算回路154の閾値よ
り低下する前に他方の出力Vout2(又はVout1)レベル
が論理積演算回路154の閾値以上になるので、論理積
演算回路154から論理値1の出力Voutが継続して発
生する。伝送ライン101,102に短絡故障が生じた
り、ツェナーダイオード112,122,132,14
2の少なくとも1つが故障して、受信回路150の入力
レベルが上昇した時は、整流出力Vout1,Vout2のいず
れか一方或いは両方が発生しないので、論理積演算回路
154の出力Voutは論理値0となるので、異常を知ら
せることができる。
Therefore, the transmission lines 101 and 102 are normal without being short-circuited, and the zener diodes 112 and 12 are normal.
2, 132, 142, one output Vout1
Before the (or Vout2) level falls below the threshold value of the AND operation circuit 154, the other output Vout2 (or Vout1) level becomes equal to or higher than the threshold value of the AND operation circuit 154. The output Vout continuously occurs. A short-circuit fault may occur in the transmission lines 101 and 102, or the Zener diodes 112, 122, 132 and 14
2 has failed and the input level of the receiving circuit 150 has risen, one or both of the rectified outputs Vout1 and Vout2 do not occur, so that the output Vout of the AND operation circuit 154 has a logical value of 0. Therefore, an abnormality can be notified.

【0061】かかる構成によれば、入力端子A側の極性
が+の時には、ツェナーダイオード112,122の正
常/異常及びL1,L2部分の短絡の有無をチェックで
き、入力端子A側の極性が−の時には、ツェナーダイオ
ード132,142の正常/異常及びL3,L4部分の
短絡の有無をチェックできる。また、短絡がない場合、
スイッチ111,121,131,141の1つでもO
FF状態になると直流信号の極性に関わらず直流信号は
直ちに遮断されて受信回路150には入力しない。
According to this configuration, when the polarity of the input terminal A is +, it is possible to check whether the Zener diodes 112 and 122 are normal / abnormal and whether or not the L1 and L2 portions are short-circuited. In this case, it is possible to check whether the Zener diodes 132 and 142 are normal or abnormal and whether or not the L3 and L4 portions are short-circuited. If there is no short circuit,
Even one of the switches 111, 121, 131, 141
In the FF state, the DC signal is immediately cut off regardless of the polarity of the DC signal and is not input to the receiving circuit 150.

【0062】従って、図9で最大m個の端末機器の直列
接続が可能な場合、本実施形態の構成によれば、その倍
である2m個の端末機器を直列接続しても図9と同じ電
源電圧E及びツェナー電圧Vzの条件で施行等の異常検
出が可能となる。
Therefore, if a maximum of m terminal devices can be connected in series in FIG. 9, according to the configuration of the present embodiment, the same as FIG. Under the conditions of the power supply voltage E and the zener voltage Vz, abnormality detection such as execution can be performed.

【0063】[0063]

【発明の効果】以上説明したように、請求項1の発明に
よれば、長距離伝送された信号の受信に好適で、フェー
ルセーフな信号処理が可能な受信回路を提供できる。
As described above, according to the first aspect of the present invention, it is possible to provide a receiving circuit suitable for receiving a signal transmitted over a long distance and capable of performing fail-safe signal processing.

【0064】請求項2〜4の発明によれば、請求項1の
効果に加えて、受信回路の入力インピーダンスを実質的
に低くでき、送信信号レベルを増加することなく耐電磁
ノイズ性を向上できると共に、受信回路内部のフォトカ
プラのライフサイクルを低減せずに済む。
According to the second to fourth aspects of the present invention, in addition to the effect of the first aspect, the input impedance of the receiving circuit can be substantially reduced, and the electromagnetic noise resistance can be improved without increasing the transmission signal level. At the same time, it is not necessary to reduce the life cycle of the photocoupler in the receiving circuit.

【0065】請求項5の発明によれば、交流信号発生源
が1つでよく回路を簡素化できる。請求項6、7の発明
によれば、受信回路での消費電流が一定となり、近接し
た他の信号伝送ラインへの悪影響を防止できる。
According to the fifth aspect of the present invention, only one AC signal source is required and the circuit can be simplified. According to the sixth and seventh aspects of the present invention, the current consumption in the receiving circuit becomes constant, and it is possible to prevent adverse effects on other adjacent signal transmission lines.

【0066】請求項8、9の発明によれば、請求項6、
7の効果に加えて耐電磁ノイズ性を向上できる。請求項
10の発明によれば、受信回路に入力する直流信号をレ
ベル検定することにより、伝送ラインの短絡故障が検出
可能で伝送ラインの施行が正しく行われたか否かを容易
にチェックできる。また、ツェナーダイオードの順方向
を全て同一方向に接続する場合に比べて同一のレベル検
定条件で伝送ラインに介装できる直列回路数を倍にでき
る。
According to the eighth and ninth aspects of the present invention,
7, the electromagnetic noise resistance can be improved. According to the tenth aspect of the present invention, by performing a level test on the DC signal input to the receiving circuit, it is possible to easily check whether a short-circuit fault in the transmission line can be detected and whether the transmission line has been correctly implemented. Further, the number of series circuits that can be interposed in the transmission line under the same level test condition can be doubled as compared with the case where all the forward directions of the Zener diodes are connected in the same direction.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の第1実施形態の構成図FIG. 1 is a configuration diagram of a first embodiment of the present invention.

【図2】同上第1実施形態の信号受信部の構成図FIG. 2 is a configuration diagram of a signal receiving unit according to the first embodiment;

【図3】本発明の第2実施形態の構成図FIG. 3 is a configuration diagram of a second embodiment of the present invention.

【図4】同上第2実施形態の電力消費回路の構成図FIG. 4 is a configuration diagram of a power consumption circuit according to the second embodiment;

【図5】同上実施形態の信号受信部と電力消費回路の消
費電流の関係図
FIG. 5 is a diagram showing a relationship between current consumption of a signal receiving unit and a power consumption circuit of the embodiment.

【図6】本発明の第3実施形態の構成図FIG. 6 is a configuration diagram of a third embodiment of the present invention.

【図7】図6のレベル検定に適用するレベル検定回路の
構成図
FIG. 7 is a configuration diagram of a level test circuit applied to the level test of FIG. 6;

【図8】本発明の第4実施形態の構成図FIG. 8 is a configuration diagram of a fourth embodiment of the present invention.

【図9】信号伝送ライン短絡検出機能を説明するための
構成図
FIG. 9 is a configuration diagram for explaining a signal transmission line short-circuit detection function.

【図10】信号伝送ライン短絡検出機能を有する本発明
の別の実施形態の構成図
FIG. 10 is a configuration diagram of another embodiment of the present invention having a signal transmission line short-circuit detection function.

【図11】図10の極性切換時の信号伝送ライン信号レ
ベルのタイムチャート
FIG. 11 is a time chart of a signal transmission line signal level at the time of polarity switching in FIG. 10;

【図12】図10の実施形態の受信回路の構成図FIG. 12 is a configuration diagram of a receiving circuit of the embodiment of FIG. 10;

【図13】図10の実施形態の動作タイムチャートFIG. 13 is an operation time chart of the embodiment in FIG. 10;

【符号の説明】[Explanation of symbols]

1 直流電源 2 極性切換回路 3、4 信号伝送ライン 10 信号受信部 11、11′ 光結合双方向スイッチ 21、22、51 整流回路 31 信号発生器 40、60 電力消費回路 61 インバータ 70 レベル検定回路 PC1、PC1、PC1′、PC2′、PC41、PC
42 フォトカプラ ZD、ZD10、ZD11、ZD10′、ZD11′
ツェナーダイオード
DESCRIPTION OF SYMBOLS 1 DC power supply 2 Polarity switching circuit 3, 4 Signal transmission line 10 Signal receiving part 11, 11 'Optical coupling bidirectional switch 21, 22, 51 Rectifier circuit 31 Signal generator 40, 60 Power consumption circuit 61 Inverter 70 Level verification circuit PC1 , PC1, PC1 ', PC2', PC41, PC
42 Photocoupler ZD, ZD10, ZD11, ZD10 ', ZD11'
Zener diode

─────────────────────────────────────────────────────
────────────────────────────────────────────────── ───

【手続補正書】[Procedure amendment]

【提出日】平成12年2月8日(2000.2.8)[Submission Date] February 8, 2000 (200.2.8)

【手続補正1】[Procedure amendment 1]

【補正対象書類名】図面[Document name to be amended] Drawing

【補正対象項目名】図9[Correction target item name] Fig. 9

【補正方法】変更[Correction method] Change

【補正内容】[Correction contents]

【図9】 FIG. 9

【手続補正2】[Procedure amendment 2]

【補正対象書類名】図面[Document name to be amended] Drawing

【補正対象項目名】図10[Correction target item name] FIG.

【補正方法】変更[Correction method] Change

【補正内容】[Correction contents]

【図10】 FIG. 10

Claims (10)

【特許請求の範囲】[Claims] 【請求項1】第1フォトカプラの発光素子と第2フォト
カプラの発光素子を、電流入力の順方向が互いに逆とな
るよう並列接続し、前記発光素子の並列回路を一対の入
力端子に直列接続し、前記一対の入力端子に入力する直
流信号の極性切換えにより、前記第1及び第2フォトカ
プラの受光素子側から双対の信号を出力すると共に、交
流信号の入力でON/OFFする第1スイッチ手段を備
えて構成した信号受信部を有し、前記第1スイッチ手段
をON/OFF制御して前記信号受信部の前記並列回路
に流れる電流を通電/遮断する構成としたことを特徴と
する直流信号受信回路。
1. A light emitting element of a first photocoupler and a light emitting element of a second photocoupler are connected in parallel so that forward directions of current input are opposite to each other, and a parallel circuit of the light emitting elements is connected in series to a pair of input terminals. The first and second photocouplers output dual signals from the light receiving element side of the first and second photocouplers by switching the polarity of the DC signals input to the pair of input terminals, and turn ON / OFF by inputting an AC signal. A signal receiving unit configured to include a switch unit, wherein the first switch unit is turned on / off to turn on / off a current flowing through the parallel circuit of the signal receiving unit. DC signal receiving circuit.
【請求項2】前記信号受信部と並列に電力消費回路を設
け、前記第1スイッチ手段の電流遮断動作時に、前記電
力消費回路で直流電流を消費する構成とした請求項1に
記載の直流信号受信回路。
2. A DC signal according to claim 1, wherein a power consumption circuit is provided in parallel with said signal receiving section, and wherein the DC current is consumed by said power consumption circuit when said first switch means cuts off current. Receiver circuit.
【請求項3】前記電力消費回路は、入力する直流信号を
レベル検定し、信号レベルが所定レベルで回路正常の時
に動作正常を示す機能確認信号を出力する構成である請
求項2に記載の直流信号受信回路。
3. The DC power supply according to claim 2, wherein the power consumption circuit is configured to perform a level test on an input DC signal and output a function confirmation signal indicating normal operation when the signal level is a predetermined level and the circuit is normal. Signal receiving circuit.
【請求項4】前記電力消費回路は、入力端子間に第1及
び第2抵抗と交流信号の入力で前記第1スイッチ手段と
相補の関係でON/OFFする第2スイッチ手段を直列
接続し、前記第2抵抗と第2スイッチ手段の直列回路
に、前記第2スイッチ手段のON時の印加電圧より高く
前記第2スイッチ手段のOFF時の印加電圧より低いツ
ェナー電圧を有するツェナーダイオードと第3及び第4
抵抗を並列接続し、前記第1及び第2抵抗と第2スイッ
チ手段の直列回路及びツェナーダイオードと第3及び第
4抵抗の直列回路と並列に、第5抵抗と第3フォトカプ
ラの発光素子とトランジスタの直列回路を接続し、前記
第3及び第4抵抗の中間点に前記トランジスタのベース
端子を接続し、前記第3フォトカプラの受光素子側から
前記機能確認信号を出力する構成である請求項3に記載
の直流信号受信回路。
4. The power consuming circuit further comprises a second switch connected in series between input terminals, the second switch being turned on / off in a complementary relationship with the first switch by input of a first and a second resistor and an AC signal; A series circuit of the second resistor and the second switch means includes a Zener diode having a Zener voltage higher than the applied voltage when the second switch means is turned on and lower than the applied voltage when the second switch means is turned off. the 4th
A resistor is connected in parallel, and a series circuit of the first and second resistors and the second switch means and a zener diode are connected to the third and third switches.
A series circuit of a transistor, a fifth resistor, a light emitting element of a third photocoupler, and a transistor connected in parallel with a series circuit of four resistors; a base terminal of the transistor connected to an intermediate point between the third and fourth resistors; The DC signal receiving circuit according to claim 3, wherein the function confirmation signal is output from the light receiving element side of the third photocoupler.
【請求項5】前記第2スイッチ手段に入力する交流信号
と前記第1スイッチ手段に入力する交流信号を同一の交
流信号源から供給する構成である請求項4に記載の直流
信号受信回路。
5. The DC signal receiving circuit according to claim 4, wherein the AC signal input to the second switch means and the AC signal input to the first switch means are supplied from the same AC signal source.
【請求項6】前記信号受信部の消費電流値と前記電力消
費回路の消費電流値の加算値が常に略一定となるよう構
成した請求項2〜5のいずれか1つに記載の直流信号受
信回路。
6. The DC signal receiving apparatus according to claim 2, wherein an addition value of a current consumption value of said signal receiving unit and a current consumption value of said power consumption circuit is always substantially constant. circuit.
【請求項7】前記電力消費回路は、前記信号受信部と同
一の構成であり、前記信号受信部と電力消費回路のスイ
ッチ手段に、互いに相補の関係の交流信号を供給する構
成である請求項2に記載の直流信号受信回路。
7. The power consumption circuit has the same configuration as that of the signal receiving unit, and supplies AC signals having a complementary relationship to each other to a switch unit of the signal reception unit and the power consumption circuit. 3. The DC signal receiving circuit according to 2.
【請求項8】互いに順方向が向き合うように直列接続し
た入力信号レベル検定用の一対のツェナーダイオード
を、前記信号受信部及び電力消費回路の各並列回路に直
列接続する構成である請求項7に記載の直流信号受信回
路。
8. The configuration according to claim 7, wherein a pair of zener diodes for input signal level test connected in series so that their forward directions face each other are connected in series to each parallel circuit of said signal receiving section and power consumption circuit. The DC signal receiving circuit according to the above.
【請求項9】前記信号受信部及び電力消費回路の各出力
を、それぞれレベル検定するレベル検定回路を備える請
求項7に記載の直流信号受信回路。
9. The DC signal receiving circuit according to claim 7, further comprising a level test circuit for level-testing each output of the signal receiving section and the power consumption circuit.
【請求項10】前記一対の入力端子に接続する直流信号
の伝送ラインに、ツェナーダイオードとスイッチの直列
回路を偶数個直列に介装し、前記偶数の直列回路の半分
は、ツェナーダイオードの順方向の向きが残りの直列回
路のツェナーダイオードの順方向の向きと反対とした請
求項1に記載の直流信号受信回路。
10. A DC signal transmission line connected to said pair of input terminals, wherein an even number of series circuits of zener diodes and switches are interposed in series, and half of said even number series circuits are connected in the forward direction of the zener diode. 2. The DC signal receiving circuit according to claim 1, wherein the direction of the DC signal is opposite to the direction of the forward direction of the Zener diode of the remaining series circuit.
JP2000022526A 2000-01-31 2000-01-31 Dc signal receiving circuit Pending JP2001217703A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000022526A JP2001217703A (en) 2000-01-31 2000-01-31 Dc signal receiving circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000022526A JP2001217703A (en) 2000-01-31 2000-01-31 Dc signal receiving circuit

Publications (1)

Publication Number Publication Date
JP2001217703A true JP2001217703A (en) 2001-08-10

Family

ID=18548818

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000022526A Pending JP2001217703A (en) 2000-01-31 2000-01-31 Dc signal receiving circuit

Country Status (1)

Country Link
JP (1) JP2001217703A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110009898A (en) * 2019-04-29 2019-07-12 深圳市嘉昱机电有限公司 A kind of infrared receiving device and infrared receiving system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110009898A (en) * 2019-04-29 2019-07-12 深圳市嘉昱机电有限公司 A kind of infrared receiving device and infrared receiving system
CN110009898B (en) * 2019-04-29 2024-02-06 深圳市嘉昱机电有限公司 Infrared receiving device and infrared receiving system

Similar Documents

Publication Publication Date Title
US11387777B2 (en) Active bypass control device and method for photovoltaic module
US20070080007A1 (en) Electric power generation control apparatus
JPH0414452B2 (en)
JP5255747B2 (en) Phase loss detection circuit and electrical equipment
JP2004357366A (en) Parallel operation system for uninterruptible power supply unit
JP2003133927A5 (en) Power semiconductor device
CN108352582B (en) Battery module and battery system
EP3526614B1 (en) Electrical current transducer
JP4671944B2 (en) Contact input circuit
CN110412341B (en) IPM over-current detection circuit
JP2001217703A (en) Dc signal receiving circuit
KR20060090127A (en) Motor driving system and method for driving motor
US4551637A (en) Electronic monitoring system with direct-current power supply
JP7087141B2 (en) Communication method
JP6772827B2 (en) Air conditioner
JP2001312931A (en) Safety switch device having bypass detection function
JP2573836B2 (en) Switch machine output signal polarity detection circuit
CN113364246B (en) Drive control device and method for thyristors
JP3287446B2 (en) Lock out of order detection device
JP2000180491A (en) Open-phase detection circuit
JPH09162714A (en) Fail-safe time count circuit and on-delay circuit employing the same time count circuit
JPH09107681A (en) Dc uniterruptible power supply apparatus
JP3599070B2 (en) Uninterruptible power system
JP2018160764A (en) Signal transmission circuit
CN115276923A (en) Redundant communication circuit and failure determination method