JP2000109980A - Manufacture of semi-conductor device, and device used for its manufacture - Google Patents

Manufacture of semi-conductor device, and device used for its manufacture

Info

Publication number
JP2000109980A
JP2000109980A JP28286298A JP28286298A JP2000109980A JP 2000109980 A JP2000109980 A JP 2000109980A JP 28286298 A JP28286298 A JP 28286298A JP 28286298 A JP28286298 A JP 28286298A JP 2000109980 A JP2000109980 A JP 2000109980A
Authority
JP
Japan
Prior art keywords
film
xylylene
poly
organic film
wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP28286298A
Other languages
Japanese (ja)
Other versions
JP3065297B2 (en
Inventor
Koichi Ooto
光市 大音
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP10282862A priority Critical patent/JP3065297B2/en
Publication of JP2000109980A publication Critical patent/JP2000109980A/en
Application granted granted Critical
Publication of JP3065297B2 publication Critical patent/JP3065297B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To remove an organic film deposited on a wafer side wall by generating a plasma containing oxygen between a side wall of a susceptor and an electrode for generating the plasma on a side wall of a film forming chamber as electrodes opposite to each other. SOLUTION: A plasma containing oxygen is generated between a side wall of a susceptor 4 and an electrode 6 for generating the plasma with the side wall of the susceptor 4 and the electrode 6 for generating the plasma on a side wall of a film forming chamber box 1 as counter electrodes, and an organic film to be deposited on the wafer side wall is removed. The electrodes opposite to each other are preferably installed between the side wall of the film forming chamber 1 and the side wall of the susceptor 4, or between the wafer bottom surface and a bottom surface of a film forming device. O2, NO and N2O are used as a gas to be introduced to realize the plasma atmosphere containing O2, and O2 gas is especially preferable. A film formed of poly (p-xylylene), poly (chloro-p-xylylene), α, α', α'', α''' poly (tetra fluoro-p-xylylene) is used for the organic film to be formed.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、半導体装置の製造
方法において、有機絶縁膜の成膜とその部分的除去、お
よびそれによる膜剥がれ防止に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a semiconductor device, and more particularly to a method for forming an organic insulating film, removing the organic insulating film partially, and preventing the film from peeling off.

【0002】[0002]

【従来の技術】ICの製造分野では、デバイスの高集積
化にともない、スケーリング則に従った横方向のデバイ
スの微細化が進んでいる。これにともない、配線幅と配
線間隔も縮小化の方向にある。配線間隔が狭くなると配
線間の寄生容量は配線間隔に反比例して増加する。この
配線間容量の増加はRC時定数を大きくし、配線の信号
伝播速度の遅延を招きデバイスの処理速度低下の原因と
なるため、デバイスの微細化が進む上で大きな問題とな
ってきている。
2. Description of the Related Art In the field of manufacturing ICs, as devices become more highly integrated, miniaturization of devices in the horizontal direction in accordance with the scaling law is progressing. Along with this, the wiring width and the wiring interval are also being reduced. When the wiring interval is reduced, the parasitic capacitance between the wirings increases in inverse proportion to the wiring interval. This increase in the capacitance between the wirings increases the RC time constant, causes a delay in the signal propagation speed of the wirings, and causes a reduction in the processing speed of the device. Therefore, this is a major problem in miniaturizing the device.

【0003】配線間容量を低減するための方法の1つと
しては、従来層間絶縁膜として用いられているSiO2
よりも比誘電率の低い絶縁膜の形成が検討されてきてい
る。代表的な低誘電率層間絶縁膜としてはSiO2膜中に
フッ素を添加したSiOF膜がある。この場合、比誘電
率はSiO2膜の3.9以上から3.5程度に下げることが
できる。
As one of the methods for reducing the capacitance between wirings, formation of an insulating film having a lower dielectric constant than a SiO 2 film conventionally used as an interlayer insulating film has been studied. As a typical low dielectric constant interlayer insulating film, there is a SiOF film obtained by adding fluorine to a SiO 2 film. In this case, the relative dielectric constant can be reduced from about 3.9 or more of the SiO 2 film to about 3.5.

【0004】しかし、近年ではさらに比誘電率の低い膜
が求められてきており、HSQ、BCBなどの無機また
は有機塗布膜、フッ素化アモルファスカーボン膜やポリ
(p-キシリレン)(パリレン)などをはじめとする有機膜C
VDなどが報告されている。
However, in recent years, films having a lower relative dielectric constant have been demanded, and inorganic or organic coating films such as HSQ and BCB, fluorinated amorphous carbon films,
Organic film C including (p-xylylene) (parylene) etc.
VD and the like have been reported.

【0005】[0005]

【発明が解決しようをする課題】有機膜CVDの1つで
あるポリ(p-キシリレン)は、図1に示すような装置を用
いた熱CVDによる成膜で非常に良好な段差被覆性を有
しているため、ウェハー上に成膜した際、図2に示すよ
うにウェハー側壁部にもコンフォーマルに成膜される。
Poly (p-xylylene), which is one type of organic film CVD, has very good step coverage when formed by thermal CVD using an apparatus as shown in FIG. Therefore, when the film is formed on the wafer, the film is formed conformally also on the side wall of the wafer as shown in FIG.

【0006】また、有機膜は一般的に膜の硬度がSiO2
膜よりも低く傷つきやすい。このため、前述の様にウェ
ハー側壁にも成膜された場合、ウェハーキャリア等と接
した際に、キズが入ったり、剥がれたりしてゴミの発生
原因となることが懸念されている。
An organic film generally has a hardness of SiO 2.
Lower and easier to damage than membranes. For this reason, when a film is formed on the side wall of the wafer as described above, there is a concern that the film may be scratched or peeled off when coming into contact with a wafer carrier or the like, thereby causing dust to be generated.

【0007】この問題を解決するため、ポリ(p-キシリ
レン)膜のキャップ膜としてSiO2を成膜して全体を覆
ってしまう方法が考えられる。しかし、プラズマCVD
によるSiO2膜はポリ(p-キシリレン)膜よりも段差被覆
性が良くないため、ウェハー側壁まで完全に覆ってしま
うことはできない。
In order to solve this problem, a method of covering the whole by depositing SiO 2 as a cap film of a poly (p-xylylene) film is considered. However, plasma CVD
SiO 2 film by the order of poly (p- xylylene) poor step coverage than films, can not become completely covered up wafer sidewall.

【0008】また、リングチャックにより、ウェハー周
辺に成膜されないようにした場合、リングチャックに堆
積した膜の剥がれによるゴミの発生が問題となってく
る。
[0008] Further, if a film is prevented from being formed around the wafer by a ring chuck, the generation of dust due to peeling of the film deposited on the ring chuck becomes a problem.

【0009】さらに、O2プラズマによりチャンバーク
リーニングをおこなう場合、シャワーヘッド-サセプタ
間でO2プラズマを発生させるため、サセプタ上面に堆
積した膜は容易に除去されるが、サセプタ側壁に堆積し
た膜はエッチレートが遅く除去困難で、膜剥がれを起こ
すとゴミ発生の原因となる。このため、サセプタ側壁部
に堆積したポリ(p-キシリレン)膜も効率良く除去する必
要がある。
Furthermore, when performing a chamber cleaning by O 2 plasma, the shower head - to generate an O 2 plasma between the susceptor, but the film deposited on the susceptor upper surface is easily removed, film deposited on the susceptor side wall The etch rate is slow and difficult to remove, and peeling of the film causes dust. Therefore, it is necessary to efficiently remove the poly (p-xylylene) film deposited on the susceptor side wall.

【0010】このため、ポリ(p-キシリレン)膜を低誘電
率の層間絶縁膜として半導体デバイスに用いることは困
難とされており、その克服には、成膜後、直ちに側壁膜
を除去することが必要となる。
For this reason, it has been considered difficult to use a poly (p-xylylene) film as a low dielectric constant interlayer insulating film in a semiconductor device. To overcome this, it is necessary to remove the sidewall film immediately after film formation. Is required.

【0011】本発明の目的は、半導体製造装置におい
て、有機膜CVDにより層間絶縁膜を形成する際に、ウ
ェハー側壁部で膜剥がれを起こさない層間絶縁膜形成膜
方法を提供することである。
An object of the present invention is to provide a method of forming an interlayer insulating film which does not cause film peeling at a side wall of a wafer when an interlayer insulating film is formed by organic film CVD in a semiconductor manufacturing apparatus.

【0012】[0012]

【課題を解決するための手段】本発明の半導体装置の製
造装置は、ウェハー端部に堆積した有機膜を除去するこ
とを目的として、ウェハー表面がプラズマ雰囲気に晒さ
れない箇所にプラズマ発生のための対向電極を設置し、
同対向電極を用いてOを含むプラズマ雰囲気を発生し、
ウェハー端部に堆積した有機膜を除去することを特徴と
する。
SUMMARY OF THE INVENTION An apparatus for manufacturing a semiconductor device according to the present invention has an object to remove an organic film deposited on an edge of a wafer. Install the counter electrode,
A plasma atmosphere containing O is generated using the counter electrode,
The organic film deposited on the edge of the wafer is removed.

【0013】また、さらなる手段として、前記プラズマ
発生のための対向電極を有する有機膜CVD装置を用い
て、同一成膜室内で有機膜の成膜を行った後、ウェハー
端部の有機膜除去をおこなうことを特徴とする。
As a further means, after an organic film is formed in the same film forming chamber by using an organic film CVD apparatus having a counter electrode for plasma generation, the organic film is removed from the edge of the wafer. It is characterized by doing.

【0014】[0014]

【発明の実施の形態】本発明では、CVD装置内で有機
膜成膜後、直ちにOを含むプラズマ雰囲気にウェハー端
部を晒すことにより、ウェハー端部のみ有機膜を除去
し、ウェハーキャリア等との接触によるキズ、膜剥がれ
を抑制できる。
DESCRIPTION OF THE PREFERRED EMBODIMENTS According to the present invention, after an organic film is formed in a CVD apparatus, the organic film is removed only at the wafer end by exposing the wafer end to a plasma atmosphere containing O immediately after the organic film is formed. Scratches and film peeling due to contact with the substrate.

【0015】前記除去工程は通常同一成膜室内で成膜工
程に続いて、あるいは同時に行うこともできる。なお、
クラスタツール(複数のチャンバーがついた装置)では、
周辺除去用に専用のチャンバーを用意してもよい。
The above-mentioned removing step can be usually performed in the same film-forming chamber following or simultaneously with the film-forming step. In addition,
Cluster tools (equipment with multiple chambers)
A dedicated chamber may be prepared for peripheral removal.

【0016】前記記載のCVD法により成膜される有機
膜としては、O2プラズマで除去が可能なCを含む膜で
あれば特に制限はないが、下記(1)〜(5)に示すポリ(p-
キシリレン)(パリレンN):(2)、またはその誘導体(一般
式:(1)、ポリ(クロロ-p-キシリレン)((3):パリレンC、
(4):パリレンD)、(5):α,α',α",α'"ポリ(テトラフ
ルオロ-p-キシリレン)(パリレンAF4)など)、あるい
はフッ素化アモルファスカーボン膜などを用いるのが好
ましく、特にポリ(p-キシリレン)膜を用いるのが好まし
い。 a):ポリ(p-キシリレン)誘導体とb):原料ジ-p-キ
シリレン誘導体
The organic film formed by the above-mentioned CVD method is not particularly limited as long as it is a film containing C which can be removed by O 2 plasma, but the organic film shown in the following (1) to (5) is used. (p-
Xylylene) (parylene N): (2) or a derivative thereof (general formula: (1), poly (chloro-p-xylylene) ((3): parylene C,
(4): Parylene D), (5): α, α ', α ", α'" poly (tetrafluoro-p-xylylene) (parylene AF4) or the like, or a fluorinated amorphous carbon film is used. Preferably, a poly (p-xylylene) film is particularly used. a): poly (p-xylylene) derivative and b): raw material di-p-xylylene derivative

【0017】[0017]

【化1】 (1) 一般式(Xは水素またはハロゲン)Embedded image (1) General formula (X is hydrogen or halogen)

【0018】[0018]

【化2】 (2) a):ポリ(p-キシリレン)(パリレンN)とb):
原料ジ-p-キシリレン
Embedded image (2) a): poly (p-xylylene) (parylene N) and b):
Raw material di-p-xylylene

【0019】[0019]

【化3】 (3) a):ポリ(モノクロロ-p-キシリレン)(パリレン
C)とb):原料ジ-(モノクロロ-p-キシリレン)
Embedded image (3) a): poly (monochloro-p-xylylene) (parylene C) and b): raw material di- (monochloro-p-xylylene)

【0020】[0020]

【化4】 (4) a):ポリ(ジクロロ-p-キシリレン)(パリレンD)
とb):原料ジ-(ジクロロ-p-キシリレン)
Embedded image (4) a): poly (dichloro-p-xylylene) (parylene D)
And b): Raw material di- (dichloro-p-xylylene)

【0021】[0021]

【化5】 (5) a):α,α',α",α'"-ポリ(テトラフルオロ-p-
キシリレン)(パリレンAF4)とb):原料ジ-α,α',
α",α'"-(テトラフルオロ-p-キシリレン) 以下、特に断らない限り、ポリ(p-キシリレン)またはそ
の誘導体の成膜を行なう場合について述べる。
Embedded image (5) a): α, α ', α ", α'"-poly (tetrafluoro-p-
Xylylene) (parylene AF4) and b): starting di-α, α ',
α ", α '"-(tetrafluoro-p-xylylene) Hereinafter, unless otherwise specified, the case of forming a film of poly (p-xylylene) or a derivative thereof will be described.

【0022】前記記載のプラズマ発生のための対向電極
の設置位置には特に制限はないが、成膜室側壁-サセプ
タ側壁間、もしくはウェハー底面-成膜装置底面間に設
置するのが好ましい。前記電極の設置位置を前記のとお
りとすることで、ウェハー周辺の有機膜を除去する際、
同時にサセプタ上、及びサセプタ周辺に成膜された有機
膜も同時に除去されるため、連続で成膜をおこなって
も、厚い有機膜が堆積されることがなく、有機膜の剥が
れによるゴミの発生も抑制できる。
The position of the counter electrode for generating the above-mentioned plasma is not particularly limited, but is preferably set between the side wall of the film forming chamber and the side wall of the susceptor or between the bottom of the wafer and the bottom of the film forming apparatus. By setting the installation position of the electrode as described above, when removing the organic film around the wafer,
At the same time, the organic film formed on the susceptor and around the susceptor is also removed at the same time.Thus, even if the film is continuously formed, a thick organic film is not deposited, and dust is generated due to peeling of the organic film. Can be suppressed.

【0023】Oを含むプラズマ雰囲気を実現するために
導入するガスとしてはO2、NO、N2Oが好適に用いら
れるが、特にO2ガスが好ましい。
O 2 , NO, and N 2 O are preferably used as a gas to be introduced for realizing a plasma atmosphere containing O, and O 2 gas is particularly preferable.

【0024】なお、成膜条件は、図3に示すポリ(p-キ
シリレン)成膜装置を用いた場合以下の通り。
The film forming conditions when the poly (p-xylylene) film forming apparatus shown in FIG. 3 is used are as follows.

【0025】ソース容器(2)の温度は好ましくは100
℃〜300℃、より好ましくは150℃〜200℃、熱
分解炉(3)の温度は好ましくは500℃〜800℃、よ
り好ましくは600℃〜700℃、サセプタ(4)の温度
は好ましくは−50℃〜50℃、より好ましくは−25
℃〜0℃、成膜圧力は好ましくは0.01Torr〜50To
rr、より好ましくは0.1Torr〜0.5Torr、ポリ(p-キ
シリレン)膜の成膜厚は好ましくは50nm〜1500n
m、より好ましくは100nm〜500nmである。
The temperature of the source vessel (2) is preferably 100
° C to 300 ° C, more preferably 150 ° C to 200 ° C, the temperature of the pyrolysis furnace (3) is preferably 500 ° C to 800 ° C, more preferably 600 ° C to 700 ° C, and the temperature of the susceptor (4) is preferably- 50 ° C to 50 ° C, more preferably -25
0 ° C. to 0 ° C., and the film forming pressure is preferably 0.01 torr to 50 ton.
rr, more preferably 0.1 Torr to 0.5 Torr, and the thickness of the poly (p-xylylene) film is preferably 50 nm to 1500 n.
m, more preferably 100 nm to 500 nm.

【0026】次に、同一成膜室内でO2プラズマを発生
させ、これによりサセプタ、ウェハー側壁及び周辺のポ
リ(p-キシリレン)膜を除去する条件は以下の通り。
Next, conditions for generating O 2 plasma in the same film forming chamber and thereby removing the susceptor, the side wall of the wafer and the poly (p-xylylene) film on the periphery are as follows.

【0027】サセプタと成膜室側壁を対向電極とする。The susceptor and the side wall of the film forming chamber are used as counter electrodes.

【0028】RFパワーは好ましくは50W〜2000
W、より好ましくは100W〜500W、圧力は好まし
くは0.01Torr〜10Torr、より好ましくは0.1Torr
〜0.5Torrである。
The RF power is preferably between 50 W and 2000
W, more preferably from 100 W to 500 W, and the pressure is preferably from 0.11 Torr to 10 Torr, more preferably 0.1 Torr.
~ 0.5 Torr.

【0029】また、O2プラズマを発生させるのは、サ
セプタ側壁(6)-成膜室側壁間もしくはウェハー底部
(6)-成膜室底部間が好ましい。
The O 2 plasma is generated between the susceptor side wall (6) and the film forming chamber side wall or at the bottom of the wafer.
(6)-It is preferable to be between the bottoms of the film forming chamber.

【0030】以下、フッ素化アモルファスカーボン膜を
成膜する場合について、ポリ(p-キシリレン)またはその
誘導体との違いを中心に述べる。
Hereinafter, the case of forming a fluorinated amorphous carbon film will be described focusing on the difference from poly (p-xylylene) or a derivative thereof.

【0031】この場合の成膜装置としては、平行平板形
プラズマ源のPE-CVD、あるいはヘリコン波高密度
プラズマを用いたHDPCVDが用いられる。また、成
膜温度は装置構成により、室温から300℃くらいまで
加熱する場合がある。
As a film forming apparatus in this case, PE-CVD of a parallel plate type plasma source or HDPCVD using helicon wave high density plasma is used. The film formation temperature may be heated from room temperature to about 300 ° C. depending on the apparatus configuration.

【0032】フッ素化アモルファスカーボン膜の原料ガ
スは、CFx(CF4、C26、C3 8等)と、CHx(CH
4、C26、C24等)の混合ガスで、その他に希釈用に
2やArが用いられている。
The raw material for the fluorinated amorphous carbon film
Is CFx(CFFour, CTwoF6, CThreeF 8Etc.) and CHx(CH
Four, CTwoH6, CTwoHFourEtc.), and for dilution
NTwoAnd Ar are used.

【0033】形成された膜の構成成分はC、HおよびF
で、アモルファス膜としての性質を示す。比誘電率は約
2.5、またはそれより高い。O2プラズマにより容易に
エッチングされるのはポリ(p-キシリレン)またはその誘
導体と同様である。
The components of the formed film are C, H and F
Indicates the properties as an amorphous film. The relative permittivity is about 2.5 or higher. It is similar to poly (p-xylylene) or a derivative thereof that is easily etched by O 2 plasma.

【0034】[0034]

【実施例】[実施例1]以下に本発明の実施例1を説明す
る。図3に示すポリ(p-キシリレン)成膜装置を用いて、
ソース容器(2)の温度200℃、熱分解炉(3)の温度6
50℃、サセプタ(4)の温度−20℃、成膜圧力0.1T
orr、ジ-p-キシリレンの供給量20sccmの条件で、シ
リコン基板(5)上にポリ(p-キシリレン)膜を500nm
成膜する。次に同一成膜室内において、サセプタと成膜
室側壁を対向電極として、RFパワー100W、O2流量
100sccm、0.1Torrの条件でサセプタ側壁(6)-成膜
室側壁間にO2プラズマを発生させる。これによりサセ
プタ、ウェハー側壁及び周辺のポリ(p-キシリレン)膜を
除去する。
[Embodiment 1] Embodiment 1 of the present invention will be described below. Using a poly (p-xylylene) film forming apparatus shown in FIG.
Source container (2) temperature 200 ° C, pyrolysis furnace (3) temperature 6
50 ° C., temperature of susceptor (4) −20 ° C., deposition pressure 0.1T
Orr and di-p-xylylene were supplied at a rate of 20 sccm, and a poly (p-xylylene) film was formed on a silicon substrate (5) to a thickness of 500 nm.
Form a film. Next, in the same deposition chamber, the RF power was 100 W and the O 2 flow
O 2 plasma is generated between the susceptor side wall (6) and the film forming chamber side wall under the conditions of 100 sccm and 0.1 Torr. As a result, the susceptor, the side wall of the wafer, and the peripheral poly (p-xylylene) film are removed.

【0035】実験の結果、基板上のポリ(p-キシリレン)
膜の成膜は良好であり、また、ウェハー端部においては
ポリ(p-キシリレン)膜の除去が効果的に行われ、ウェハ
ーキャリア等との接触によるキズ、膜剥がれを抑制でき
た。
As a result of the experiment, poly (p-xylylene) on the substrate
The film was formed well, and the poly (p-xylylene) film was effectively removed at the edge of the wafer, so that scratches and film peeling due to contact with a wafer carrier or the like could be suppressed.

【0036】[実施例2]以下に本発明の実施例2を説明
する。ここではO2プラズマをサセプタ側壁-成膜室側壁
間ではなく、ウェハー底部(6)-成膜室底部間で発生さ
せ、ポリ(p-キシリレン)成膜と周辺除去を同時におこな
った。図4に示す装置を用いて、実施例1と同一条件で
ポリ(p-キシリレン)膜を500nm成膜する。この際、
RWパワー100Wでサセプタ側壁からO2を50sccm
供給し、同時にウェハー周辺のポリ(p-キシリレン)膜の
除去もおこなった。
Embodiment 2 Hereinafter, Embodiment 2 of the present invention will be described. Here, O 2 plasma was generated not between the susceptor side wall and the film forming chamber side wall, but between the wafer bottom (6) and the film forming chamber bottom, and poly (p-xylylene) film formation and peripheral removal were simultaneously performed. Using the apparatus shown in FIG. 4, a poly (p-xylylene) film is formed to a thickness of 500 nm under the same conditions as in the first embodiment. On this occasion,
50 sccm of O 2 from susceptor side wall with RW power of 100 W
At the same time, the poly (p-xylylene) film around the wafer was removed.

【0037】実験の結果、実施例1同様に成膜、膜除
去、キズや膜剥がれの抑制を効果的に行うことができ
た。
As a result of the experiment, it was possible to effectively perform film formation, film removal, and suppression of scratches and film peeling, as in Example 1.

【0038】[0038]

【発明の効果】第1の効果は、ウェハー周辺でのキズ、
膜剥がれの抑制。
The first effect is as follows: scratches around the wafer,
Suppression of film peeling.

【0039】その理由は、ウェハー側壁、周辺部のみO
2プラズマに晒し、有機膜を除去することにより、ウェ
ハーキャリアと接した際に、キズや膜剥がれが発生する
のを防ぐことができる。
The reason is that only the side wall and peripheral portion of the wafer are O
(2) By exposing the organic film by exposing to plasma, it is possible to prevent the occurrence of scratches and film peeling when coming into contact with the wafer carrier.

【0040】第2の効果は、サセプタ上に成膜した有機
膜の剥がれ抑制。
The second effect is that the organic film formed on the susceptor is prevented from peeling.

【0041】その理由は、ウェハー周辺の有機膜を除去
する際、同時にサセプタ上、及びサセプタ周辺に成膜さ
れた有機膜も同時に除去されるため、連続で成膜をおこ
なっても、厚い有機膜が堆積されることがなく、剥がれ
によるゴミの発生も抑制できる。
The reason is that when the organic film around the wafer is removed, the organic film formed on the susceptor and around the susceptor is also removed at the same time. Is not deposited, and generation of dust due to peeling can be suppressed.

【図面の簡単な説明】[Brief description of the drawings]

【図1】従来例の説明図である。FIG. 1 is an explanatory diagram of a conventional example.

【図2】従来例の成膜部分の拡大図である。FIG. 2 is an enlarged view of a film forming portion of a conventional example.

【図3】本発明の第1の実施例の説明図である。FIG. 3 is an explanatory diagram of the first embodiment of the present invention.

【図4】本発明の第2の実施例の説明図である。FIG. 4 is an explanatory diagram of a second embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1 成膜室筐体 2 ジ-p-キシリレンのボトル 3 ジ-p-キシリレンのクラッキング用熱分解炉 4 サセプタ 5 シリコン基板 6 プラズマ発生用電極 7 RF発振器 8 排気用ターボポンプ 9 排気用ドライポンプ 10 ポリ(p-キシリレン)膜 DESCRIPTION OF SYMBOLS 1 Deposition chamber housing 2 Bottle of di-p-xylylene 3 Pyrolysis furnace for cracking of di-p-xylylene 4 Susceptor 5 Silicon substrate 6 Electrode for plasma generation 7 RF oscillator 8 Turbo pump for exhaust 9 Dry pump for exhaust 10 Poly (p-xylylene) film

─────────────────────────────────────────────────────
────────────────────────────────────────────────── ───

【手続補正書】[Procedure amendment]

【提出日】平成11年11月29日(1999.11.
29)
[Submission date] November 29, 1999 (1999.11.
29)

【手続補正1】[Procedure amendment 1]

【補正対象書類名】明細書[Document name to be amended] Statement

【補正対象項目名】特許請求の範囲[Correction target item name] Claims

【補正方法】変更[Correction method] Change

【補正内容】[Correction contents]

【特許請求の範囲】[Claims]

【請求項】 CVD装置同一成膜室内で前記有機膜
の成膜と前記ウェハーの前記有機膜除去をおこなうこと
を特徴とする請求項1または請求項2記載の半導体装置
の製造方法。
Wherein same deposition claim 1 or method according to claim 2, wherein the room in and performing the organic film removing said wafer and deposition of the organic film of the CVD apparatus.

【請求項前記有機膜の成膜と前記ウェハー底部
有機膜除去とを同時におこなう請求項3記載の半導体装
置の製造方法。
4. A process according to claim 3 semiconductor device according conducted the deposition and the organic layer is removed of the wafer bottom of the organic layer at the same time.

【請求項前記有機膜がCVD法により成膜される
ポリ(p−キシリレン)またはその誘導体、あるいはフ
ッ素化アモルファスカーボン膜であることを特徴とする
請求項1または請求項2記載の半導体装置の製造方法。
Characterized in that wherein said organic film is a poly (p- xylylene) or a derivative thereof, or a fluorinated amorphous carbon film, which is formed by CVD
A method for manufacturing a semiconductor device according to claim 1 .

【請求項前記有機膜が、ポリ(p−キシリレ
ン)、ポリ(モノクロロ−p−キシリレン)、ポリ(ジ
クロロ−p−キシリレン)、α,α',α",α'"−ポリ
(テトラフルオロ−p−キシリレン)のいずれかである
ことを特徴とする請求項に記載の半導体装置の製造方
法。
Wherein said organic film is a poly (p- xylylene), poly (monochloro -p- xylylene), poly (dichloro -p- xylylene), α, α ', α ", α'" - poly (tetramethylene 6. The method for manufacturing a semiconductor device according to claim 5 , wherein the semiconductor device is any one of (fluoro-p-xylylene).

【手続補正2】[Procedure amendment 2]

【補正対象書類名】明細書[Document name to be amended] Statement

【補正対象項目名】0029[Correction target item name] 0029

【補正方法】変更[Correction method] Change

【補正内容】[Correction contents]

【0029】また、O2プラズマを発生させるのは、サ
セプタ側壁成膜室側壁にあるプラズマ発生用電極6と
間もしくはウェハー底部成膜室底部にあるプラズマ
発生用電極6との間が好ましい。
The O 2 plasma is generated by the plasma generating electrode 6 on the susceptor side wall and the film forming chamber side wall.
Plasma in the wafer bottom and the film forming chamber bottom or between
It is preferable to be between the generating electrode 6 .

【手続補正3】[Procedure amendment 3]

【補正対象書類名】明細書[Document name to be amended] Statement

【補正対象項目名】0034[Correction target item name] 0034

【補正方法】変更[Correction method] Change

【補正内容】[Correction contents]

【0034】[0034]

【実施例】[実施例1]以下に本発明の実施例1を説明
する。図2に示すポリ(p−キシリレン)成膜装置を用
いて、ソース容器(2)の温度200℃、熱分解炉
(3)の温度650℃、サセプタ(4)の温度−20
℃、成膜圧力0.1Torr、ジ−p−キシリレンの供
給量20sccmの条件で、シリコン基板(5)上にポ
リ(p−キシリレン)膜を500nm成膜する。次に同
一成膜室内において、サセプタ側壁と成膜室側壁にある
プラズマ発生用電極6とを対向電極として、RFパワー
100W、O2流量100sccm、0.1Torrの
条件でサセプタ側壁と成膜室側壁にあるプラズマ発生用
電極6との間にO2プラズマを発生させる。これにより
サセプタ、ウェハー側壁及び周辺のポリ(p−キシリレ
ン)膜を除去する。
[Embodiment 1] Embodiment 1 of the present invention will be described below. Using the poly (p-xylylene) film forming apparatus shown in FIG. 2, the temperature of the source container (2) was 200 ° C., the temperature of the pyrolysis furnace (3) was 650 ° C., and the temperature of the susceptor (4) was −20.
A poly (p-xylylene) film is formed to a thickness of 500 nm on the silicon substrate (5) under the conditions of ° C, a film forming pressure of 0.1 Torr, and a supply amount of di-p-xylylene of 20 sccm. Then in the same deposition chamber, in the susceptor side wall and the deposition chamber sidewall
A plasma generating electrode 6 as a counter electrode, for generating plasma with RF power 100W, O 2 flow rate 100 sccm, the susceptor side wall and the film forming chamber side wall in conditions of 0.1Torr
O 2 plasma is generated between the electrodes 6 . This removes the susceptor, the side wall of the wafer, and the peripheral poly (p-xylylene) film.

【手続補正4】[Procedure amendment 4]

【補正対象書類名】明細書[Document name to be amended] Statement

【補正対象項目名】0036[Correction target item name] 0036

【補正方法】変更[Correction method] Change

【補正内容】[Correction contents]

【0036】[実施例2]以下に本発明の実施例2を説
明する。ここではO2プラズマを、ウェハー底部成膜
室底部にあるプラズマ発生用電極6との間で発生させ、
ポリ(p−キシリレン)成膜と周辺除去を同時におこな
った。図3に示す装置を用いて、実施例1と同一条件で
ポリ(p−キシリレン)膜を500nm成膜する。この
際、RWパワー100Wでサセプタ側壁からO2を50
sccm供給し、同時にウェハー周辺のポリ(p−キシ
リレン)膜の除去もおこなった。
Embodiment 2 Hereinafter, Embodiment 2 of the present invention will be described. Here, O 2 plasma is generated between the wafer bottom and the plasma generating electrode 6 at the bottom of the film forming chamber,
Poly (p-xylylene) film formation and peripheral removal were simultaneously performed. Using a device shown in FIG. 3, a poly (p-xylylene) film is formed to a thickness of 500 nm under the same conditions as in the first embodiment. At this time, O 2 was supplied from the side wall of the susceptor with RW power of 100 W.
At the same time, the poly (p-xylylene) film around the wafer was removed.

───────────────────────────────────────────────────── フロントページの続き Fターム(参考) 4K030 AA04 BA27 BA35 BA61 BB05 CA04 CA12 FA03 JA06 KA14 5F004 AA14 AA15 AA16 BA04 BA05 BD04 DA26 DB23 DB26 EA09 5F045 AA03 AA08 AB07 AB39 AD09 AD10 AD11 AE15 AE17 AE19 AE21 AE23 BB14 EB05 EH04 EH06 EH14 EH19 HA13 5F058 AA10 AC05 AC06 AD06 AD07 AF02 AG04 AG07 AH01  ──────────────────────────────────────────────────続 き Continued on the front page F term (reference) 4K030 AA04 BA27 BA35 BA61 BB05 CA04 CA12 FA03 JA06 KA14 5F004 AA14 AA15 AA16 BA04 BA05 BD04 DA26 DB23 DB26 EA09 5F045 AA03 AA08 AB07 AB39 AD09 AD10 AD11 AE15 AE17 AE19 AE19 AE19 AE17 EH06 EH14 EH19 HA13 5F058 AA10 AC05 AC06 AD06 AD07 AF02 AG04 AG07 AH01

Claims (14)

【特許請求の範囲】[Claims] 【請求項1】 ウェハー表面がプラズマ雰囲気に晒され
ない箇所にプラズマ発生のための対向電極を設置し、同
対向電極を用いてOを含むプラズマ雰囲気を発生し、ウ
ェハー端部に堆積した有機膜を除去することを特徴とし
た半導体装置の製造方法。
1. An opposing electrode for plasma generation is installed at a place where the wafer surface is not exposed to the plasma atmosphere, a plasma atmosphere containing O is generated using the opposing electrode, and the organic film deposited on the edge of the wafer is removed. A method for manufacturing a semiconductor device, comprising: removing the semiconductor device.
【請求項2】 前記請求項1に記載のプラズマ発生のた
めの対向電極を有する有機膜CVD装置を用いて、同一
成膜室内で有機膜の成膜とウェハー端部の有機膜除去を
おこなうことを特徴とした半導体装置の製造方法。
2. An organic film CVD apparatus having an opposite electrode for plasma generation according to claim 1, wherein an organic film is formed and an organic film is removed from an end of a wafer in the same film forming chamber. A method for manufacturing a semiconductor device, comprising:
【請求項3】 前記請求項1または2に記載のプラズマ
発生のための対向電極を有する有機膜CVD装置を用い
て、有機膜の成膜とウェハー端部の有機膜除去を同時に
おこなうことを特徴とした半導体装置の製造方法。
3. An organic film CVD apparatus having a counter electrode for plasma generation according to claim 1 or 2, wherein the organic film is formed and the organic film is removed from the edge of the wafer at the same time. Of manufacturing a semiconductor device.
【請求項4】 前記請求項1ないし3のいずれか1項に
記載のCVD法により成膜される有機膜として、ポリ(p
-キシリレン)またはその誘導体、あるいはフッ素化アモ
ルファスカーボン膜を用いることを特徴とした半導体装
置の製造方法。
4. An organic film formed by the CVD method according to claim 1, wherein poly (p) is used.
-Xylylene) or a derivative thereof, or a fluorinated amorphous carbon film.
【請求項5】 前記CVD法により成膜される有機膜
が、ポリ(p-キシリレン)、ポリ(モノクロロ-p-キシリレ
ン)、ポリ(ジクロロ-p-キシリレン)、α,α',α",α'"-
ポリ(テトラフルオロ-p-キシリレン)のいずれかである
ことを特徴とする請求項4に記載の半導体装置の製造方
法。
5. An organic film formed by the CVD method, wherein poly (p-xylylene), poly (monochloro-p-xylylene), poly (dichloro-p-xylylene), α, α ′, α ″, α '"-
The method according to claim 4, wherein the method is one of poly (tetrafluoro-p-xylylene).
【請求項6】 前記請求項1ないし5のいずれか1項に
記載のプラズマ発生のための対向電極を、成膜室側壁-
サセプタ側壁間、もしくはウェハー底面-成膜装置底面
間に設置することを特徴とする半導体装置の製造方法。
6. A counter electrode for plasma generation according to any one of claims 1 to 5, comprising:
A method of manufacturing a semiconductor device, wherein the semiconductor device is installed between susceptor side walls or between a wafer bottom surface and a film forming apparatus bottom surface.
【請求項7】 前記請求項1ないし6のいずれか1項に
記載の半導体装置の製造装置において、Oを含むガスと
してO2、NO、N2Oを用いることを特徴とした半導体
装置の製造方法。
7. The semiconductor device manufacturing apparatus according to claim 1, wherein O 2 , NO, and N 2 O are used as the O-containing gas. Method.
【請求項8】 ウェハー表面がプラズマ雰囲気に晒され
ない箇所にプラズマ発生のための対向電極を設置し、同
対向電極を用いてOを含むプラズマ雰囲気を発生し、ウ
ェハー端部に堆積した有機膜を除去することを特徴とし
た半導体装置の製造装置。
8. A counter electrode for plasma generation is provided at a position where the wafer surface is not exposed to the plasma atmosphere, and a plasma atmosphere containing O is generated using the counter electrode, and the organic film deposited on the edge of the wafer is removed. An apparatus for manufacturing a semiconductor device, wherein the apparatus is removed.
【請求項9】 前記請求項8に記載のプラズマ発生のた
めの対向電極を有する有機膜CVD装置を用いて、同一
成膜室内で有機膜の成膜とウェハー端部の有機膜除去を
おこなうことを特徴とした半導体装置の製造装置。
9. An organic film CVD apparatus having an opposite electrode for plasma generation according to claim 8, wherein an organic film is formed and an organic film is removed from the edge of the wafer in the same film forming chamber. An apparatus for manufacturing a semiconductor device, comprising:
【請求項10】 前記請求項8または9に記載のプラズ
マ発生のための対向電極を有する有機膜CVD装置を用
いて、有機膜の成膜とウェハー端部の有機膜除去を同時
におこなうことを特徴とした半導体装置の製造装置。
10. An organic film CVD apparatus having a counter electrode for plasma generation according to claim 8 or 9, wherein the organic film is formed and the organic film is removed from the edge of the wafer at the same time. Semiconductor device manufacturing equipment.
【請求項11】 前記請求項8ないし10のいずれか1
項に記載のCVD法により成膜される有機膜として、ポ
リ(p-キシリレン)またはその誘導体、あるいはフッ素化
アモルファスカーボン膜を用いることを特徴とした半導
体装置の製造装置。
11. The method according to claim 8, wherein
13. An apparatus for manufacturing a semiconductor device, wherein poly (p-xylylene) or a derivative thereof, or a fluorinated amorphous carbon film is used as the organic film formed by the CVD method described in the above section.
【請求項12】 前記CVD法により成膜される有機膜
が、ポリ(p-キシリレン)、ポリ(モノクロロ-p-キシリレ
ン)、ポリ(ジクロロ-p-キシリレン)、α,α',α",α'"-
ポリ(テトラフルオロ-p-キシリレン)のいずれかである
ことを特徴とする請求項11に記載の半導体装置の製造
装置。
12. An organic film formed by the CVD method, wherein poly (p-xylylene), poly (monochloro-p-xylylene), poly (dichloro-p-xylylene), α, α ′, α ″, α '"-
12. The semiconductor device manufacturing apparatus according to claim 11, wherein the device is any one of poly (tetrafluoro-p-xylylene).
【請求項13】 前記請求項8ないし12のいずれか1
項に記載のプラズマ発生のための対向電極を、成膜室側
壁-サセプタ側壁間、もしくはウェハー底面-成膜装置底
面間に設置することを特徴とする半導体装置の製造装
置。
13. The method according to claim 8, wherein:
A semiconductor device manufacturing apparatus, characterized in that the counter electrode for plasma generation according to the above item is disposed between the side wall of the film forming chamber and the side wall of the susceptor or between the bottom surface of the wafer and the bottom surface of the film forming apparatus.
【請求項14】 前記請求項8ないし13のいずれか1
項に記載の半導体装置の製造装置において、Oを含むガ
スとしてO2、NO、N2Oを用いることを特徴とした半
導体装置の製造装置。
14. The method according to claim 8, wherein
9. The semiconductor device manufacturing apparatus according to claim 7, wherein O 2 , NO, and N 2 O are used as the O-containing gas.
JP10282862A 1998-10-05 1998-10-05 Semiconductor device manufacturing method and apparatus used for manufacturing the same Expired - Lifetime JP3065297B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10282862A JP3065297B2 (en) 1998-10-05 1998-10-05 Semiconductor device manufacturing method and apparatus used for manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10282862A JP3065297B2 (en) 1998-10-05 1998-10-05 Semiconductor device manufacturing method and apparatus used for manufacturing the same

Publications (2)

Publication Number Publication Date
JP2000109980A true JP2000109980A (en) 2000-04-18
JP3065297B2 JP3065297B2 (en) 2000-07-17

Family

ID=17658053

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10282862A Expired - Lifetime JP3065297B2 (en) 1998-10-05 1998-10-05 Semiconductor device manufacturing method and apparatus used for manufacturing the same

Country Status (1)

Country Link
JP (1) JP3065297B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004241628A (en) * 2003-02-06 2004-08-26 Hitachi High-Technologies Corp Method of controlling semiconductor treatment device
WO2006022403A1 (en) * 2004-08-24 2006-03-02 Nippon Shokubai Co., Ltd. Passivation film, semiconductor device, and organic electroluminescent element
US7404874B2 (en) 2004-06-28 2008-07-29 International Business Machines Corporation Method and apparatus for treating wafer edge region with toroidal plasma

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004241628A (en) * 2003-02-06 2004-08-26 Hitachi High-Technologies Corp Method of controlling semiconductor treatment device
US7404874B2 (en) 2004-06-28 2008-07-29 International Business Machines Corporation Method and apparatus for treating wafer edge region with toroidal plasma
WO2006022403A1 (en) * 2004-08-24 2006-03-02 Nippon Shokubai Co., Ltd. Passivation film, semiconductor device, and organic electroluminescent element

Also Published As

Publication number Publication date
JP3065297B2 (en) 2000-07-17

Similar Documents

Publication Publication Date Title
US7288284B2 (en) Post-cleaning chamber seasoning method
TWI693641B (en) Method of patterning a low-k dielectric film
EP0599730B1 (en) Semiconductor device and method of producing the same
JP2001223267A (en) Manufacturing method for semiconductor device
US11043379B2 (en) Conformal carbon film deposition
JP3492634B2 (en) Method for filling a gap on a semiconductor wafer
US6534409B1 (en) Silicon oxide co-deposition/etching process
TWI684201B (en) Treatment method of the body to be processed
US7384486B2 (en) Chamber cleaning method
JP4153708B2 (en) Etching method
JP3451380B2 (en) Method for manufacturing semiconductor device
JP2000077406A (en) Manufacture of semiconductor device
US20010012701A1 (en) Method of forming a silicon nitride thin film
JP2000109980A (en) Manufacture of semi-conductor device, and device used for its manufacture
JP3601988B2 (en) Method of forming insulating film
US7501350B2 (en) Plasma processing method
US20040161946A1 (en) Method for fluorocarbon film depositing
CN103377886B (en) Hard mask layer structure and manufacture method thereof and method, semi-conductor device manufacturing method
JPH07161705A (en) Method of forming interlayer insulating film of multilayered wiring of semiconductor device
TWI235771B (en) Method of forming a fluorocarbon polymer film on a substrate using a passivation layer
JP2022034956A (en) Etching method and plasma processing apparatus
KR20090039436A (en) Method for forming metal line of semiconductor device
JP2000183051A (en) Manufacture of semiconductor device and the semiconductor device
US6472330B1 (en) Method for forming an interlayer insulating film, and semiconductor device
JP3129251B2 (en) Contact plug formation method