ITRM970344A0 - - Google Patents

Info

Publication number
ITRM970344A0
ITRM970344A0 ITRM970344A ITRM970344A ITRM970344A0 IT RM970344 A0 ITRM970344 A0 IT RM970344A0 IT RM970344 A ITRM970344 A IT RM970344A IT RM970344 A ITRM970344 A IT RM970344A IT RM970344 A0 ITRM970344 A0 IT RM970344A0
Authority
IT
Italy
Application number
ITRM970344A
Other languages
Italian (it)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to IT97RM000344A priority Critical patent/IT1293041B1/it
Publication of ITRM970344A0 publication Critical patent/ITRM970344A0/it
Publication of ITRM970344A1 publication Critical patent/ITRM970344A1/it
Application granted granted Critical
Publication of IT1293041B1 publication Critical patent/IT1293041B1/it

Links

IT97RM000344A 1997-06-09 1997-06-09 Dispositivo di memoria a celle multilivello a transistor a gate fluttuante e metodo di programmazione e stabilizzazione della carica IT1293041B1 (it)

Priority Applications (1)

Application Number Priority Date Filing Date Title
IT97RM000344A IT1293041B1 (it) 1997-06-09 1997-06-09 Dispositivo di memoria a celle multilivello a transistor a gate fluttuante e metodo di programmazione e stabilizzazione della carica

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT97RM000344A IT1293041B1 (it) 1997-06-09 1997-06-09 Dispositivo di memoria a celle multilivello a transistor a gate fluttuante e metodo di programmazione e stabilizzazione della carica

Publications (3)

Publication Number Publication Date
ITRM970344A0 true ITRM970344A0 (https=) 1997-06-09
ITRM970344A1 ITRM970344A1 (it) 1998-12-09
IT1293041B1 IT1293041B1 (it) 1999-02-11

Family

ID=11405121

Family Applications (1)

Application Number Title Priority Date Filing Date
IT97RM000344A IT1293041B1 (it) 1997-06-09 1997-06-09 Dispositivo di memoria a celle multilivello a transistor a gate fluttuante e metodo di programmazione e stabilizzazione della carica

Country Status (1)

Country Link
IT (1) IT1293041B1 (https=)

Also Published As

Publication number Publication date
ITRM970344A1 (it) 1998-12-09
IT1293041B1 (it) 1999-02-11

Similar Documents

Publication Publication Date Title
BE2018C032I2 (https=)
CH0944937H2 (https=)
BE2013C047I2 (https=)
ITRM970344A0 (https=)
BR9700653A (https=)
BR9701757A (https=)
BY4238C1 (https=)
BY4349C1 (https=)
CN3053170S (https=)
CN3053248S (https=)
CN3053500S (https=)
CN3053524S (https=)
CN3053525S (https=)
CN3053852S (https=)
CN3054099S (https=)
CN3054162S (https=)
CN3054556S (https=)
CN3054602S (https=)
CN3054902S (https=)
CN3055113S (https=)
CN3055123S (https=)
CN3055179S (https=)
CN3055389S (https=)
CN3055471S (https=)
CN3055519S (https=)

Legal Events

Date Code Title Description
0001 Granted