ITRM20010514A1 - FAST DETECTION SCHEME FOR FLOATING GATE MEMORY CELLS. - Google Patents

FAST DETECTION SCHEME FOR FLOATING GATE MEMORY CELLS.

Info

Publication number
ITRM20010514A1
ITRM20010514A1 IT2001RM000514A ITRM20010514A ITRM20010514A1 IT RM20010514 A1 ITRM20010514 A1 IT RM20010514A1 IT 2001RM000514 A IT2001RM000514 A IT 2001RM000514A IT RM20010514 A ITRM20010514 A IT RM20010514A IT RM20010514 A1 ITRM20010514 A1 IT RM20010514A1
Authority
IT
Italy
Prior art keywords
memory cells
floating gate
detection scheme
gate memory
fast detection
Prior art date
Application number
IT2001RM000514A
Other languages
Italian (it)
Inventor
Girolamo Gallo
Tommaso Vali
Giulio Marotta
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to IT2001RM000514A priority Critical patent/ITRM20010514A1/en
Publication of ITRM20010514A0 publication Critical patent/ITRM20010514A0/en
Priority to US10/218,677 priority patent/US6822904B2/en
Publication of ITRM20010514A1 publication Critical patent/ITRM20010514A1/en
Priority to US10/787,911 priority patent/US7206240B2/en

Links

IT2001RM000514A 2001-01-03 2001-08-29 FAST DETECTION SCHEME FOR FLOATING GATE MEMORY CELLS. ITRM20010514A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
IT2001RM000514A ITRM20010514A1 (en) 2001-08-29 2001-08-29 FAST DETECTION SCHEME FOR FLOATING GATE MEMORY CELLS.
US10/218,677 US6822904B2 (en) 2001-01-03 2002-08-14 Fast sensing scheme for floating-gate memory cells
US10/787,911 US7206240B2 (en) 2001-01-03 2004-02-25 Fast sensing scheme for floating-gate memory cells

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT2001RM000514A ITRM20010514A1 (en) 2001-08-29 2001-08-29 FAST DETECTION SCHEME FOR FLOATING GATE MEMORY CELLS.

Publications (2)

Publication Number Publication Date
ITRM20010514A0 ITRM20010514A0 (en) 2001-08-29
ITRM20010514A1 true ITRM20010514A1 (en) 2003-02-28

Family

ID=11455748

Family Applications (1)

Application Number Title Priority Date Filing Date
IT2001RM000514A ITRM20010514A1 (en) 2001-01-03 2001-08-29 FAST DETECTION SCHEME FOR FLOATING GATE MEMORY CELLS.

Country Status (1)

Country Link
IT (1) ITRM20010514A1 (en)

Also Published As

Publication number Publication date
ITRM20010514A0 (en) 2001-08-29

Similar Documents

Publication Publication Date Title
AU2003261122A1 (en) Differential floating gate nonvolatile memories
DE60300477D1 (en) Non-volatile memory device with vertical nanotubes
DE602004028190D1 (en) memory array
DE60301574D1 (en) TRIARYL-OXY-ARYL-SPIRO-PYRIMIDIN-2, 4, 6-TRION METALOPROTEINASE INHIBITORS
NO20053301D0 (en) Sealing element for an energy efficient window.
DE60301119D1 (en) Non-volatile SRAM memory cell
DE60037786D1 (en) Non-volatile semiconductor memory with two bit cells
DE60314820D1 (en) Radiation detection cassette
DE60217463D1 (en) Non-volatile ferroelectric, two-transistor memory cell
DE10084313T1 (en) Gate array architecture
AU2003300994A1 (en) Multi-level memory cell with lateral floating spacers
DE60302149D1 (en) TRIARYL-OXY-ARYLOXY-PYRIMIDINE-2,4,6-TRION DERIVATIVES AS METALOPROTEINASE INHIBITORS
NO20053082D0 (en) Liquid storage installation.
DE602004007992D1 (en) Asymmetric static memory device with reduced bitline leakage current
NO20032188L (en) A self-adjusting non-volatile memory cell
ITMI20060350A1 (en) READING AMPLIFIER WITH REDUCED AREA EMPLOYMENT FOR SEMICONDUCTOR MEMORIES
ITRM20040165A1 (en) CASSETTE SEALING DEVICE.
DE60321716D1 (en) IMPROVED PRELOADING PROCEDURE FOR READING A NON-ACTIVE MEMORY CELL
DE50014731D1 (en) MEMORY CELL ARRANGEMENT
DE60325343D1 (en) IMPROVED DELETE PROCEDURE FOR A DOUBLE BIT MEMORY CELL
NL1027613A1 (en) Memory module.
DE60327032D1 (en) Semiconductor memory with embedded DRAM memory
ITRM20010514A1 (en) FAST DETECTION SCHEME FOR FLOATING GATE MEMORY CELLS.
ITMI20022629A1 (en) MEMORY SYSTEM INCLUDING A SEMICONDUCTOR MEMORY
DE50013984D1 (en) DRAM CELL STRUCTURE WITH TUNNEL BARRIER