IT986411B - Sistema per trasferire il control lo delle elaborazioni da un primo livello prioritario ad un secondo livello prioritario - Google Patents

Sistema per trasferire il control lo delle elaborazioni da un primo livello prioritario ad un secondo livello prioritario

Info

Publication number
IT986411B
IT986411B IT68650/73A IT6865073A IT986411B IT 986411 B IT986411 B IT 986411B IT 68650/73 A IT68650/73 A IT 68650/73A IT 6865073 A IT6865073 A IT 6865073A IT 986411 B IT986411 B IT 986411B
Authority
IT
Italy
Prior art keywords
priority level
transfer
processing
control
priority
Prior art date
Application number
IT68650/73A
Other languages
English (en)
Original Assignee
Olivetti E C Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Olivetti E C Spa filed Critical Olivetti E C Spa
Priority to IT68650/73A priority Critical patent/IT986411B/it
Priority to US05/464,726 priority patent/US3940745A/en
Application granted granted Critical
Publication of IT986411B publication Critical patent/IT986411B/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/461—Saving or restoring of program or task context
IT68650/73A 1973-06-05 1973-06-05 Sistema per trasferire il control lo delle elaborazioni da un primo livello prioritario ad un secondo livello prioritario IT986411B (it)

Priority Applications (2)

Application Number Priority Date Filing Date Title
IT68650/73A IT986411B (it) 1973-06-05 1973-06-05 Sistema per trasferire il control lo delle elaborazioni da un primo livello prioritario ad un secondo livello prioritario
US05/464,726 US3940745A (en) 1973-06-05 1974-04-26 Data processing unit having a plurality of hardware circuits for processing data at different priority levels

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT68650/73A IT986411B (it) 1973-06-05 1973-06-05 Sistema per trasferire il control lo delle elaborazioni da un primo livello prioritario ad un secondo livello prioritario

Publications (1)

Publication Number Publication Date
IT986411B true IT986411B (it) 1975-01-30

Family

ID=11310157

Family Applications (1)

Application Number Title Priority Date Filing Date
IT68650/73A IT986411B (it) 1973-06-05 1973-06-05 Sistema per trasferire il control lo delle elaborazioni da un primo livello prioritario ad un secondo livello prioritario

Country Status (2)

Country Link
US (1) US3940745A (it)
IT (1) IT986411B (it)

Families Citing this family (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2258112A5 (it) * 1973-11-30 1975-08-08 Honeywell Bull Soc Ind
US4047161A (en) * 1976-04-30 1977-09-06 International Business Machines Corporation Task management apparatus
US4130868A (en) * 1977-04-12 1978-12-19 International Business Machines Corporation Independently controllable multiple address registers for a data processor
US4217638A (en) * 1977-05-19 1980-08-12 Tokyo Shibaura Electric Co., Ltd. Data-processing apparatus and method
US5201043A (en) * 1989-04-05 1993-04-06 Intel Corporation System using both a supervisor level control bit and a user level control bit to enable/disable memory reference alignment checking
WO1994015287A2 (en) * 1992-12-23 1994-07-07 Centre Electronique Horloger S.A. Multi-tasking low-power controller
US6668317B1 (en) * 1999-08-31 2003-12-23 Intel Corporation Microengine for parallel processor architecture
US6606704B1 (en) * 1999-08-31 2003-08-12 Intel Corporation Parallel multithreaded processor with plural microengines executing multiple threads each microengine having loadable microcode
US6427196B1 (en) * 1999-08-31 2002-07-30 Intel Corporation SRAM controller for parallel processor architecture including address and command queue and arbiter
US6611276B1 (en) * 1999-08-31 2003-08-26 Intel Corporation Graphical user interface that displays operation of processor threads over time
US6983350B1 (en) * 1999-08-31 2006-01-03 Intel Corporation SDRAM controller for parallel processor architecture
CA2383526A1 (en) 1999-09-01 2001-03-15 Intel Corporation Branch instruction for multithreaded processor
WO2001016702A1 (en) 1999-09-01 2001-03-08 Intel Corporation Register set used in multithreaded parallel processor architecture
US7191309B1 (en) 1999-09-01 2007-03-13 Intel Corporation Double shift instruction for micro engine used in multithreaded parallel processor architecture
US6532509B1 (en) 1999-12-22 2003-03-11 Intel Corporation Arbitrating command requests in a parallel multi-threaded processing system
US6694380B1 (en) 1999-12-27 2004-02-17 Intel Corporation Mapping requests from a processing unit that uses memory-mapped input-output space
US6307789B1 (en) * 1999-12-28 2001-10-23 Intel Corporation Scratchpad memory
US6631430B1 (en) * 1999-12-28 2003-10-07 Intel Corporation Optimizations to receive packet status from fifo bus
US6625654B1 (en) * 1999-12-28 2003-09-23 Intel Corporation Thread signaling in multi-threaded network processor
US7620702B1 (en) 1999-12-28 2009-11-17 Intel Corporation Providing real-time control data for a network processor
US6661794B1 (en) * 1999-12-29 2003-12-09 Intel Corporation Method and apparatus for gigabit packet assignment for multithreaded packet processing
US6584522B1 (en) * 1999-12-30 2003-06-24 Intel Corporation Communication between processors
US7480706B1 (en) 1999-12-30 2009-01-20 Intel Corporation Multi-threaded round-robin receive for fast network port
US6976095B1 (en) 1999-12-30 2005-12-13 Intel Corporation Port blocking technique for maintaining receive packet ordering for a multiple ethernet port switch
US6952824B1 (en) 1999-12-30 2005-10-04 Intel Corporation Multi-threaded sequenced receive for fast network port stream of packets
US6631462B1 (en) * 2000-01-05 2003-10-07 Intel Corporation Memory shared between processing threads
US6792601B1 (en) * 2000-05-18 2004-09-14 International Business Machines Corporation Multiple mode object locking method and system
US7681018B2 (en) * 2000-08-31 2010-03-16 Intel Corporation Method and apparatus for providing large register address space while maximizing cycletime performance for a multi-threaded register file set
US20020053017A1 (en) * 2000-09-01 2002-05-02 Adiletta Matthew J. Register instructions for a multithreaded processor
US7020871B2 (en) * 2000-12-21 2006-03-28 Intel Corporation Breakpoint method for parallel hardware threads in multithreaded processor
US7216204B2 (en) * 2001-08-27 2007-05-08 Intel Corporation Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment
US7225281B2 (en) 2001-08-27 2007-05-29 Intel Corporation Multiprocessor infrastructure for providing flexible bandwidth allocation via multiple instantiations of separate data buses, control buses and support mechanisms
US7487505B2 (en) 2001-08-27 2009-02-03 Intel Corporation Multithreaded microprocessor with register allocation based on number of active threads
US6868476B2 (en) * 2001-08-27 2005-03-15 Intel Corporation Software controlled content addressable memory in a general purpose execution datapath
US7126952B2 (en) * 2001-09-28 2006-10-24 Intel Corporation Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method
US7158964B2 (en) * 2001-12-12 2007-01-02 Intel Corporation Queue management
US7107413B2 (en) * 2001-12-17 2006-09-12 Intel Corporation Write queue descriptor count instruction for high speed queuing
US7269179B2 (en) * 2001-12-18 2007-09-11 Intel Corporation Control mechanisms for enqueue and dequeue operations in a pipelined network processor
US7895239B2 (en) * 2002-01-04 2011-02-22 Intel Corporation Queue arrays in network devices
US7181573B2 (en) * 2002-01-07 2007-02-20 Intel Corporation Queue array caching in network devices
US6934951B2 (en) * 2002-01-17 2005-08-23 Intel Corporation Parallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical section
US7610451B2 (en) 2002-01-25 2009-10-27 Intel Corporation Data transfer mechanism using unidirectional pull bus and push bus
US7181594B2 (en) * 2002-01-25 2007-02-20 Intel Corporation Context pipelines
US7149226B2 (en) * 2002-02-01 2006-12-12 Intel Corporation Processing data packets
US7437724B2 (en) * 2002-04-03 2008-10-14 Intel Corporation Registers for data transfers
US7471688B2 (en) * 2002-06-18 2008-12-30 Intel Corporation Scheduling system for transmission of cells to ATM virtual circuits and DSL ports
US7337275B2 (en) 2002-08-13 2008-02-26 Intel Corporation Free list and ring data structure management
US7352769B2 (en) 2002-09-12 2008-04-01 Intel Corporation Multiple calendar schedule reservation structure and method
US7433307B2 (en) * 2002-11-05 2008-10-07 Intel Corporation Flow control in a network environment
US6941438B2 (en) * 2003-01-10 2005-09-06 Intel Corporation Memory interleaving
US7443836B2 (en) 2003-06-16 2008-10-28 Intel Corporation Processing a data packet
US7213099B2 (en) * 2003-12-30 2007-05-01 Intel Corporation Method and apparatus utilizing non-uniformly distributed DRAM configurations and to detect in-range memory address matches
WO2014125324A1 (en) * 2013-02-12 2014-08-21 Freescale Semiconductor, Inc. A method of and circuitry for controlling access by a master to a peripheral, a method of configuring such circuitry, and associated computer program products

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3333252A (en) * 1965-01-18 1967-07-25 Burroughs Corp Time-dependent priority system

Also Published As

Publication number Publication date
US3940745A (en) 1976-02-24

Similar Documents

Publication Publication Date Title
IT986411B (it) Sistema per trasferire il control lo delle elaborazioni da un primo livello prioritario ad un secondo livello prioritario
BR7405822D0 (pt) Sistema de processamento de dados modular multiplo
IT1008370B (it) Sistema radap ad impulsi
IT1026981B (it) Struttura incorporante un sistema circolatoric
BR7403021D0 (pt) Sistema de suporte de isolamente
IT1020147B (it) Sistema di registrazione perfezionato
BR7404921D0 (pt) Sistema de plantadeira de aglomercao controlada
SE411112B (sv) Transportorsystem
NL7415571A (nl) Multiverwerkingssysteem.
BR7403230D0 (pt) Sistema hidraulico
IT1024732B (it) Sistema per travaso di liquini
BR7403520D0 (pt) Sistema de elevador
NL7414253A (nl) Beeldoverdrachtstelsel.
BR7404162D0 (pt) Sistema de elevador
BR7408742D0 (pt) Sistema de elevador
IT1006706B (it) Sistema multielaboratore
IT1017734B (it) Sistema televisivo
SE400052B (sv) Tryckkensligt registrerande system
BR7402811D0 (pt) Sistema de elevador aperfeicoado
SE402789B (sv) Tvettsystem
SE396152B (sv) Hastighetskorrigeringssystem
IT1011786B (it) Sistema ottico
IT1012352B (it) Sistema idraulico
SE377419B (sv) Roermjoelkningsanlaeggning
IT1006803B (it) Sistema selettore di disegni